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ABSTRACT 
It is now well known that integrated circuits provide realization of 
modem electronic circuits and systems in high quality with reliable 
performance within reasonable system's size and cost. At the same time, 
implementation of analog circuits in the integrated form is still in the 
development stage and work is being carried out globally in finding attractive 
realizations to better suit integration in the contemporary IC technologies. 
Several new devices in the integrated form have been reported in the last 
couple of decades. These are being used in the design and realizations of 
circuits and systems for analog IC implementation. Among the large array of 
such available devices, the maximum promise for convenient circuit 
implementation has been exhibited by the Current Conveyor (CC)-family. In 
the family, the second generation Current Conveyor (CCII), the Current 
Controlled Conveyor (CCCII), and the Operational Floating Conveyor (OFC), 
have drawn great attraction of analog designers. 
It has motivated us to take up the work reported in this Thesis on the 
realizations and study of analog circuits, based on the three devices, viz., CCII, 
CCCII, and OFC, which may find superior and convenient implementation in 
the integrated form. It is hoped that the realized circuits will prove out to be 
attractive building blocks in the realization of analog signal processing (ASP) 
systems. The circuit realizations, based on the mentioned devices, have the 
desirable features of high quality performance, reliable high frequency range of 
operation, suitability to operate at low voltage levels and potential for IC 
implementation. Both the conventional voltage mode (VM) and current mode 
(CM) circuit realizations are included. Presently, the CM circuits have become 
a preferred choice of the analog designer due to their well known advantages of 
low component, simple realization, high dynamic range, reliable high 
(iv) 
frequency performance, low voltage and power operation. The work in the 
thesis is organized in seven Chapters and is briefly described below. 
A brief motivation for the work undertaken in the thesis is given along 
with, the background material and the organization of the thesis. A brief review 
is included of the three devices of the CC-family used in the realizations of 
various circuits reported in the Thesis. The circuit realizations of CCII, CCCII 
and OFC devices are given, which are implementable in CMOS technology and 
are suitable for operation at low voltages. Non-idealities associated with the 
devices are studied and verified through simulation using PSpice. In all the 
work, PSpice of OrCAD (version-10.0) has been used. 
Some novel high performance CCII-based voltage mode (VM), as well 
as, current mode (CM) circuits are realized and studied. The VM circuits 
presented and studied are the Multifunctional Biquadratic Filters (MBFs) and 
the Universal Biquadratic Filters (UBF). In this thesis, an MBF implies circuits 
which provide standard LP, HP and BP responses, while an UBF implies the 
realization of all five standard second order responses, including the BE and 
AP responses. Three MBFs are realized and their comparative study is made, 
based on circuit realization and performance features. Low component VM 
UBF is given, which provides all five standard second order responses and has 
low sensitivities. The circuit does not require matching constraints and exhibits 
attractive performance without Q restrictions. 
The CM CCII-based circuits presented and studied are as follows. A 
generalized topology is given for the realization of first order LP and HP filter 
sections through component selection. A CM CCII-based UBF realizing all 
five standard filter responses without matching constraints is realized and 
studied. It has attractive features of low component count, low sensitivity and 
use of all grounded passive components. The CM structures are found to have 
attractive cascadablity. This is demonstrated by realizing fourth order and sixth 
order Butterworth filters without interface. 
(V) 
The current controlled conveyor (CCCII) is used in realizing a number 
of useful circuits, which enjoy electronic tunability (programmability) and 
suitability to monolithic implementation in CMOS technology. The following 
novel CCCII-based circuits are realized and studied. A CM analog multiplier 
and divider circuit is obtained using only two CCCIIs and without matching 
constraints. They provide low sensitivities, excellent high frequency 
performance and insensitivity to temperature variations. The circuit is also not 
seriously affected by the non idealities of the devices. A grounded inductance 
simulator (GIS) is realized with two CCCIIs and a grounded capacitor. The 
study of the circuit shows its attractive performance. Component multipliers 
are realized and studied which are also shown to have attractive performance 
features. Using the GIS, an MBF is realized. The circuit uses CCCII, 
alongwith, R and C elements and provides standard LP, HP and BP responses. 
It is easily modified to a CCCII-C MBF suitable for monolithic fabrication. 
The circuit also exhibits good performance features. The realization of a 
canonical CCCII-C UBF provides all standard second order responses is given 
and studied. The circuit has good performance and its Q is not seriously 
affected by the non-idealities of the active device. A realization of a higher 
order (n = 5) CM Butterworth LP filter is given. It uses CCCII-C structure 
making it suitable for CMOS implementation. 
An OFC is the most generalized form of current conveyor. The device is 
employed in the realization of VM and CM circuits in the thesis. A versatile 
VM building block is given which is used in the realization of some useful 
OFC-based circuits, viz., inverting and non-inverting amplifiers, ideal 
integrator and differentiator and first order active-RC LP and HP sections. Two 
units of generalized circuits are cascaded to realize an MBF with standard 
responses. All the realized circuits are studied and are found to have attractive 
properties. A Generalized Impedance Converter (GIC) is presented which is 
used in the realization of ideal grounded inductance simulator (GIS) and ideal 
grounded FDNR. The GIC is also used in obtaining ideal grounded R and C 
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multipliers. All the ideal responses are obtained without matching constraints. 
The OFC-based GIS and FDNR realized above are used in obtaining respective 
MBFs. The MBFs are studied and found to have good performance features, 
including independent tunability of pole-Q. A canonic VM realization of UBF 
is given using Multioutput Operational Floating Conveyors (MO-OFCs). The 
circuit provides all standard filter responses and exhibits attractive performance 
features. 
The following OFC CM realizations are given in the thesis. An OFC-
based CM generalized building block is presented, which is used in the 
realization of inverting and non-inverting amplifiers, ideal integrator and 
differentiator, first order LP, HP and AP filter sections. The generalized 
scheme is also used in the realization of a second order BP filter with low 
component count. However, the circuit has restriction on the realization of high 
Q values. The generalized building block also has excellent cascadablity, which 
makes the derived circuit directly cascadable. This is exhibited in realizing an 
MBF through the cascade of two first order sections. An attractive low 
component realization of UBF is given and studied. It is a cascadable structure 
and provides all standard filter responses without the requirement of matching 
constraints. The UBF is used in designing fifth and eighth order CM LP filers, 
through cascade form synthesis. Also, a corresponding eighth order BP filter is 
realized. 
All the realizations presented in the Thesis, are briefly described above, 
studied in detail and the findings are verified through extensive simulation 
through PSpice. In general, the circuits included in the thesis have the 
following attractive features. The realizations use a low count of active and 
passive components and do not have severe matching constraints in realizing 
ideal responses. The passive R and C components are mostly grounded, which 
is attractive in IC fabrication. The circuits exhibit reasonably low sensitivity 
properties. The basic building blocks used in the circuit realizations are directly 
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cascadable, which help in convenient reaUzation of higher order circuits 
through cascade design. The effects of important device non-ideahties on the 
circuit performance are studied. All the circuits are found to have reliable high 
frequency performance in the range of around 10 MHz, with the MOSFET 
models used in the simulation. Also, the affect of parasitics is not serious and 
can further be minimized through appropriate design. All the circuits were 
verified through PSpice simulation with convincing results. They were also 
found suitable for operation at low supply voltages in the range of ±1.0 volt to 
± 0.75 V. It is expected that the reported circuits may find attractive 
applications in the analog design, particularly, as building bloicks of an ASP 
system. 
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CHAPTER 1 
INTRODUCTION 
1.1 Motivation 
The growing size, complexity and exacting demands of modem signal 
processing systems have made it absolutely essential to design and fabricate 
them in the integrated form using LSIAT.SI technologies. This provides the 
well established advantages of integrated circuit (IC) technology in obtaining 
high grade performance within low cost, great economy, low weight and size. 
In fact, one of the reasons for the popularity of digital systems is in their 
suitability for implementation in all the contemporary IC technologies and such 
systems find easy and convenient implementation in IC form. 
However, the design and implementation of analog systems in the 
integrated form is far more challenging. This is mainly because the circuit 
components required in analog design do not necessarily find easy and quality 
implementation in IC technologies [80]. Research on analog IC design is 
getting high priority all over the globe and new class of analog circuits are 
continuously being evolved, to better suit fabrication in the popular IC 
technologies, like, CMOS, Bipolar and BiCMOS. 
Analog signal processing (ASP) systems may have voltage mode (VM) 
or current mode (CM) operations. Voltage mode circuits have dominated the 
scene of analog design till recent years. However, with the introduction of 
current mode circuits, the scenario is fast changing due to the well known 
advantages. Later on, these will be discussed in detail. The CM circuits are 
providing great interest to analog circuit designer. Continuous research is on 
finding novel CM analog devices and circuits, which can operate at low voltage 
levels, consume minimal power, have reliable high fi-equency operation, give 
high grade performance and incorporate electronic tunability 
(programmability) with voltage/current control. In addition, these should be 
suitable for IC fabrication in a contemporary IC technology. The work reported 
in the thesis will focus on the design of integrated circuits for analog signal 
processing. It will take into consideration and focus on the desirable features 
discussed above in the realization of such circuits. 
In the thesis, both voltage mode and current mode circuits will be 
realized and studied. Some recent devices, which are finding attraction of an 
analog designer in the realization of current mode circuits, will be given 
particular attention. These will include second generation Current Conveyor 
(CCII) [4-9], Current Controlled Current Conveyor (CCCII) [18-22], and 
Operational Floating Conveyor (OFC) [24-27]. Already the CCCII-based 
circuits are finding attractive applications in the design of integrated circuits for 
analog signal processing in the CMOS form. In fact, they are extremely 
powerful analog building block for System-On-Chip (SOC) design, which is a 
topic of current interest. 
Novel high performance circuits with functional versatility will be 
realized and studied in the thesis. These will consist of voltage mode [44-54], 
as well as, current mode circuits, [55-69], with the greater emphasis on the 
later. The realized circuits will be studied critically, taking non-idealities of a 
practical device into consideration. The industrial standard simulation program, 
PSpice, will be used for performance assessment of new circuits reported in the 
thesis. These will be used to verify the theory developed. 
1.2 Analog Signal Processing 
The present integrated electronic systems may comprise of its both, 
digital and analog subsystems on the same IC chip. These are called System-
On-Chip (SOC) and require the corresponding digital and analog circuits to 
have compatibility to fabrication in the same IC technology, like, CMOS, 
Bipolar and Bi-CMOS. The primary importance of analog circuits and systems 
is in the area of interfacing. These circuits cormect the real world of analog 
continuous time signals with the digital world of sampled and digitally encoded 
signals. Analog Signal Processing (ASP) is essential in real time signal 
processing applications, because all physical phenomena are analog in nature. 
A few examples of such signals are the output of a microphone, temperature 
sensors, speakers in mobile phones, etc. The most commonly used analog 
signal processing functions required in electronic, communication and 
instrumentation systems are amplification, rectification, filtering, modulation, 
multiplexing and data conversion. 
1.2. / Voltage Mode Operation 
A circuit, whose complete response is described in terms of its input and 
output voltages is termed as a voltage mode (VM) circuit [44-54]. Most of the 
existing conventional analog circuits are voltage mode. An operational 
amplifier (opamp) is one of the most popular devices used in the design of VM 
circuits. However, such circuits suffer from the limitations of reduced 
bandwidth at higher gains, due to finite unity gain bandwidth product of 
opamps. The opamp based circuits also have slew rate (SR) limitations, as large 
output swing voltages are involved in such circuits. Hence, the popular opamp 
based circuits suffer from frequency and slew rate limitations, particularly at 
high frequencies. 
1.2.2 Current Mode Operation 
In current mode (CM) operation [55, 137, 138], the circuit response is 
described in terms of current rather then voltages. This approach has an edge 
over the voltage mode approach due to various factors. The use of current, 
rather than voltage as the active variable in the whole circuit (or in part), offers 
elegant solutions for various circuit and system based problems. The CM 
circuits [55-69] exhibit reliable high frequency response, have simpler 
architectures, large bandwidth and operation at lower voltage than their VM 
counterpart. 
In addition to the above, the current mode circuits directly perform 
summation of current responses at a circuit node which resuhs in simpler 
structures for realizing a given function, compared to their voltage mode 
counterpart, especially in filtering applications. Also, sometimes the realization 
of new filter functions does not require extra hardware in CM circuits. An 
another important reason for the fast developments in CM circuits is the recent 
availability of attractive integrated devices, like, current conveyors [4-9], 
current controlled conveyor [18-22], current feedback amplifier [29,30] and 
operational floating conveyors [24-27] for analog circuit design. 
Usually, higher gain can be achieved by using a closed loop feedback 
gain configuration formed by a feedback resistor ratio. The signal processing 
speed is determined by the amount of voltage swing on each delay path. 
Ideally, a current conveyor has zero input impedance and infinite output 
impedance. As the current mode circuits possess low impedance nodes, they 
can achieve larger bandwidth. The conceptual justification for high speed 
operation in CM circuits results from the small voltage swing of each low 
impedance node, operation near transition frequency (/j.) and wide-band 
frequency response [55]. Also, due to their small voltage swing they can 
operate at low supply voltages. This feature is particularly suited to VLSI 
circuits, where the trend is of shrinking the power supply. 
1.3 Current Mode Devices 
The current mode devices [1-4, 18-21, 24-27] have recently emerged as 
an important class of basic building blocks suitable for the design of both, 
voltage mode and current mode circuits for analog applications. However, they 
are better suited to the design of CM circuits. 
The concept of current conveyor (CC) was introduced by Sedra and 
Smith in 1968 and subsequently modified by them in 1970 [1, 2]. As 
mentioned above, it proves out to be an attractive building block for voltage 
and current mode circuits with great functional versatility [1-3]. A current 
conveyor is essentially a VM/CM hybrid circuit which lends versatility and 
simplicity to analog design. The basic current conveyor has subsequently been 
modified to better suit specific signal processing applications. Such current 
conveyors are popularly classified into CCI [4, 10], CCII [4-9] and CCIII [13-
14] types of devices. All the current conveyors have similar structures, but 
modified characteristics. An important modification in the current conveyor 
family is the Current Controlled Conveyor (CCCII) [18-22]. This device is 
compatible to fabrication in all the leading IC technologies and has convenient 
tunability with voltage/current control. Other current conveyor configurations 
are Differential Voltage Current Conveyor (DVCCII) [28], inverting second 
generation Current Conveyor (ICCII) [16], Fully Differential Current Conveyor 
(FDCCII) [17] and Operational Floating Conveyor (OFC) [24-27]. The OFC is 
relatively a new device used in analog signal processing and possesses 
considerable potential for research. Other active devices suitable for analog 
signal processing are Current Differencing Buffered Amplifier (CDBA) [23], 
Current Feedback Amplifier (CFA) [29-30], Four Terminal Floating Nullor 
[FTFN] [31-32]. A lot of ASP circuits, such as, filters [38-69], multipliers and 
dividers [82-88], immittance function simulators [71-74], etc., have been 
realized using current conveyor as an active element. 
Among the current conveyor family mentioned above, the most 
prominent members to have got evolved are the second generation Current 
Conveyor (CCII) [5-12], Current Controlled Conveyor (CCCII) [18-22] and 
Operational Floating Conveyor (OFC) [24-27]. All these devices can be 
implemented in contemporary IC technologies, viz., bipolar, CMOS and 
BiCMOS. For a specific application, a particular device suits better than the 
other to a circuit designer. This has provided a wide choice of active devices to 
suit a particular requirement. 
As far as the fabrication in IC form is concerned, bipolar technologies 
are used where speed is the dominant factor. In fact, bipolar technology 
produces highest speed circuits in the silicon family. However, chip area 
requirement and large power dissipation of bipolar circuits limits their level of 
integration. The MOS devices are slower as compared to bipolar devices, but 
enjoy a higher layout density, simpler fabrication process and low power 
consumption. Particularly, a CMOS circuit has negligible power dissipation. 
Another advantage of CMOS circuits comes from the larger logic swing, which 
improves the noise margin and makes the CMOS chip easier to design. 
Practically, a large majority of VLSI chips in production today are based on 
CMOS technology. Bipolar transistors are used only where raw speed makes an 
important difference. Consequently, bipolar transistors are usually used in 
small size bipolar chips or in BiCMOS chips, where most of the functions are 
implemented using CMOS transistors and only relative small number are 
implemented using bipolar transistors. The BiCMOS circuits are also gaining 
significance in the realization of ASP applications. This is because they 
incorporate the combined attractive feature of the CMOS and bipolar 
realizations. 
In the thesis, novel circuits using the current conveyors, CCII, CCCII 
and OFC are realized and critically studied. Some of the background material 
required for the work reported in the thesis is provided below. 
1.4 Basic Techniques for Active Network Synthesis 
Active network synthesis techniques can broadly be classified into (i) 
Cascade form synthesis and (ii) Direct form synthesis. 
1.4.1 Cascade form synthesis 
As is the case with any network synthesis, the first step is the 
approximation of the desired circuit specifications into an appropriate 
mathematical rational function, T{s), in the complex variable's', as: 
V+*„_,5"''+ + b^S^+b^S+b^ 
where a„, and b„ are positive real constants and n being the order of the 
function. In the cascade approach [76], the nth order transfer fUnction is 
decomposed into n/2-second order functions, T,(x),T^(s), ,T„,^(s),as: 
T(s) =^  H. T,(s). T2(s) Tn/2(s) (1.2) 
for even n, and into a first order function 7 .^(5), alongwith, (n-l)/2 second order 
functions, as: 
T(S) = H.TF(S).T,(S).T2(S) T„.„2(s) (1.3) 
for odd n. Here H is a positive real constant. 
These functions are then realized individually and the resulting blocks 
are connected in a non-interactive cascade to obtain the overall transfer 
function. It may be noted that in voltage mode cascade, the input impedance of 
each block is very high as compared to the output impedance of the preceding 
block, i.e., (Z,„2»Z„,). But in the current mode cascade, the output impedance 
of a block is much higher as compared to the input impedance of the 
succeeding block, i.e., (Z„,»Z,„2). 
Each second order building block, characterized by Tj(s), can be 
expressed as 
T.<.s->=^.K,^!4^3d^ (1.4a) 
or 
TXs) = K,^2ljl^^ll^ (1.4b) 
where Ki being the constant. The Nj (s) is the numerator polynomial and is 
defined according to the nature of circuit response, as given in Table 1.1. 
Table 1.1: Realization of Standard Second Order Responses from Ni(s) 
Type of 
response 
Numerator 
polynomial Ni(s) 
Transfer function 
Low pass (LP) a„ T,p{s) = K, a„ 
s +b,,s + b„ 
High pass (HP) 
T„p{s)^K, 
s^+b^^s + b. 
Band pass (BP) 
Tspis) = K, 
s +b^,s + b„, 
Band 
elimination 
(BE) 
«2/-^  + « . 
T.A^)-K,^' " " 
s +b,,s + b^, 
All pass (AP) «2/« - « ! / « + «<, T^M-K.^ -"'•""' 
s^ +bys + b„ 
provided a„ =1, a,^ =Z)„and a„, =6„ 
The characteristic (or denominator) polynomial, Di(s), defines the important 
second-order filter parameters, such as, the pole frequency {co^) and pole-Q. 
These are obtained from eqn, (1.4), as: 
lb. 
(0„ = 4b oi and Q = 
bu 
(1.5) 
1.4.2 Direct form synthesis 
In the direct form synthesis, the network is directly realized from the 
specified network function, T(s), given in eqn. (1.1). A number of techniques 
for the direct form realization are available [76], the most important being the 
Ladder Simulation Approacli. Ladder filters are attractive due to the fact that 
standard design methods are available to realize such higher order filters with 
prescribed attenuation levels and pass band frequencies. The sensitivities of 
ladder filters are also lowest as compared to other filter design methods. This 
may be done through (1) Element Substitution Approach and (2) Operational 
Simulation Approach as given below. 
(1) Ladder Simulation through Element Substitution Approach: 
In the element substitution approach, the original passive prototype (or 
its transformed version) is first obtained for realizing the circuit specifications. 
The circuit elements of the prototype, which do not suit implementation in the 
IC technology are then replaced by the corresponding immittance simulators, 
as detailed below under: 
(a) Inductance simulation approach (b) Frequency dependent negative 
resistance approach. 
(a) The inductance simulation approach: 
In the Inductance Simulation (IS) approach [76], the transfer function is 
first realized by a passive RLC-network. Then all the grounded and floating 
inductors are replaced by active circuits, simulating the grounded and floating 
inductors. Besides the obvious advantage of well established techniques and 
extensive tables on the passive RLC network design being available, the 
simulated inductance approach often leads to more stable and less sensitive 
circuit realizations than those obtained by other direct or cascade realizations. 
Generally, the use of simulated grounded inductors is more desirable as 
compared to floating inductors, as the simulation of floating inductors has (a) 
requirement of large number of components and (b) critical component 
matching constraints. Thus, in structures which have more floating inductors, 
the application of FDNR approach is better suited. 
(b) Frequency dependent negative resistance approach: 
The Frequency Dependent Negative Resistance (FDNR) approach is an 
alternative way of obtaining an active RC equivalent of the LC ladder network. 
In the FDNR approach [76], the passive RLC circuit, realizing the transfer 
functions is frequency scaled by 1/s into an equivalent network, i.e., the 
impedance of each circuit element being scaled by a factor 's ' . Thus, the 
resuhing network is obtained by converting an inductor to a resistor, a resistor 
to a capacitor and a capacitor to a Frequency Dependent Negative Resistance 
(FDNR), a resistive element having impedance of the form: -^—, where D is 
s D 
positive real constant. This transformation eliminates the inductor completely 
from the circuit as the transfer function being a ratio of similar immittance, 
remains unaltered. The FDNR approach has the advantage over the inductance 
simulation approach when the network has a large number of floating 
inductors. 
(2) Operational Simulation Approach: 
This approach is extremely useful when low sensitivity filters satisfying 
stringent requirement are to be realized. It includes the Multiple-feedback or 
Coupled biquad approach. In the Multiple-feedback or Coupled biquad 
approach, the higher order transfer function of eqn. (l.I) is decoupled into 
second order sections, given in eqn. (1.4). Such sections are interconnected in 
appropriate feedback configurations. The feedback available in the topology 
between the biquads helps in the reduction of network sensitivities. This 
approach, therefore, provides fairly good level of modularity at low 
sensitivities. A large number of topologies are available in the technical 
literature [76]. The most popular are (a) Follow-the-Ladder-Feedback (FLF) 
technique (b) Leap-Frog (LF) technique. These techniques are most suited for 
the realization of all-pole filters (low pass) functions. 
We shall only consider the element simulation approaches for design of 
high order filters in the thesis. 
1.5 Performance Evaluation 
The behaviour of an active network deviates in a number of ways from 
the design based on ideal components and conditions. This leads to problems 
related to accuracy and stability of the system. There are various criterion to 
evaluate the performance of active networks. The most important and 
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commonly used performance measures are: (a) Network sensitivity and (b) 
Experimental and/or Simulation study. These measures will briefly be 
described as under. 
1,5.1 Network sensitivity 
Sensitivity is one of most important criteria for evaluating performance 
of a new circuit realization. It provides a measure for the deviation in important 
circuit parameters due to variation in active and passive component values, as 
well as, deviation in the operational conditions due to changes in temperature, 
aging, etc. Effectively, it measures the effect on circuit performance as a result 
of change in nominal value(s) of one or more circuit components or 
environmental conditions. There are various ways of evaluating sensitivity of a 
circuit and a number of sensitivity measures exist [76]. 
Throughout this thesis, sensitivity will imply incremental sensitivity, 
which is most popularly used in the evaluation of deviation in important filter 
parameters due to change in nominal value of active and passive circuit 
components. Thus, the sensitivity of a network function, F to an element of 
variation, X is defined by: 
^ ^ ( l n F ) ^ X a F 
"" J(lnX) F dX 
It gives the relative change in the network function or parameter due to 
corresponding relative change in the circuit element. In a second order filter, 
the parameters of prime interest are its pole-Q and pole-<y„. Hence, in a new 
circuit realization, the (o„ and Q sensitivities are evaluated with respect to active 
and passive components. Circuits with low sensitivities are preferred. 
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1.5.2 Experimental and simulation study 
Traditionally, experimental verification of a designed circuit is 
performed to assess its actual performance in applications. However, at present, 
the method of breadboard testing is only possible for circuits designed and 
implemented using discrete components. In a practical IC, breadboard testing 
and verification is nearly impossible due to the presence of large number of 
active and passive components. Even if it is done, it fails to predict the actual 
performance as parasitic values are different in breadboard from that on a chip. 
This makes it essential to use simulation studies on the designed circuit 
to predict the performance. A large number of computer aided circuit (CAD) 
analysis programs are available for performing the simulation study, such as, 
SPICE or its PC version, PSpice. SPICE is acronym for Simulation Program 
with Integrated Circuit Emphasis. It is extremely popular with the designers 
throughout the world and has become a de facto industrial standard. A number 
of versions with minor variations are available in SPICE. In the thesis, OrCAD 
version 10.0 of PSpice simulation software [139] has been used for the 
performance evaluation of new circuits. OrCAD-10.0 has a number of 
advanced simulation features [139], such as: 
(i) Enhancements in the support for simulation profiles 
(iii) Model Editor support for creating template-based parameterized PSpice 
models 
(v) Support for BSIM3 version 3.2 MOSFET model 
(vi) Availability of Advanced Analysis libraries 
In all the simulation work carried out in the thesis, the designed circuits 
have been verified by the PSpice (OrCAD-10.0) using Level 3 parameters in 
0.5/im CMOS process with low supply voltage (around ±0.75 to ±1 volt). 
ecu and DEC simulation: In CCII and OFC-based circuits the device model 
reported in Ref [11] is employed. The low voltage current mirrors (LVCM) of 
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Ref [124] are used. The dimensions of MOS transistors for the active devices 
are Hsted in Table 1 of the Appendix and the CMOS process model parameters 
are included in Table 2 of the Appendix. 
CCCII simulation: Similarly in CCCII-based simulations, the model used for 
the active device is given in Ref [75]. The dimensions of the MOS transistors 
of CCCII are listed in Table 3 of the Appendix. The model parameters obtained 
through MOSIS are provided in Table 4 of the Appendix. 
1.6 Organization of the Thesis 
Digital circuits are suitable for convenient implementation in all the 
contemporary IC technologies. However, the realization of analog circuits in IC 
form is more challenging and continuous research effort is being made 
throughout the globe for finding analog realizations to suit IC integration in the 
modem monolithic technology. New devices and new circuit techniques are 
being researched. Currently, the monolithic devices from the current conveyor 
family have shown great potential in the realization of attractive analog circuits 
to suit IC implementation. This has motivated us to realize and critically study 
analog circuits suitable for integration using the most prominent devices from 
the current conveyor family, viz., the Second generation Current Conveyors 
(CCII), the Current Controlled Conveyor (CCCII) and the Operational Floating 
Conveyor (OFC). 
The work reported in the thesis has been organized in seven Chapters. In 
Chapter 1 on Introduction, motivation for the work and background material in 
the field of study is provided. Also, the techniques used for the performance 
evaluation of the reported circuits are given. Chapter 2 is devoted on the study 
of devices and building blocks used in the thesis for applications in ASP. The 
three prominent members of the current conveyor family, viz., CCII, CCCII 
and OFC, are studied. The dominant non-idealities associated with these 
devices are examined. Attractive CMOS realizations of the devices, which suit 
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low voltage operation, are given. The available basic building blocks (BBBs), 
based on CCCII and OFC are included. These will be used in the circuit 
realizations in subsequent Chapters. 
Chapter 3 is concerned with the realization and study of some novel 
high performance CCII-based voltage mode, as well as, current mode circuits. 
The first half of the Chapter focuses on the conventional biquadratic VM 
filters. Three realizations of MBFs are considered, which provide standard LP, 
HP and BP responses through component selection. A comparative study is 
made based on the topological and performance features of the MBFs. 
Superiority of MBF3 over the others is brought out. Also, a new low 
component VM universal biquadratic filter (UBF) is realized and studied. The 
UBF provides all five standard second order responses, viz., LP, HP, BP, BE 
and AP. The circuit also shown to have attractive performance. In the 
remaining Chapter, CCII-based CM realizations of first order filter section and 
UBF are given and studied. A general topology is given from which LP and HP 
filter sections are realized. Also, a CM CCII-based UBF is given. Besides 
realizing five standard filter responses without matching constraints, the circuit 
also exhibits good performance. Realization of higher order CM filters, using 
the attractive cascadablity property of the CM filters is included in the Chapter. 
This is demonstrated through the realization of 4"* order and 6"^  order 
Butterworth filters. 
In Chapter 4, the realization and study of some novel analog processing 
circuits, based on current control conveyor (CCCII), are given and studied. 
Such circuits will be shown to be programmable through bias current control 
and suitable for implementation in the contemporary CMOS technology. An 
attractive new circuit of a programmable temperature insensitive CM analog 
multiplier/ divider is realized and studied in detail. It is shown to have 
attractive performance. The realization of low component ideal grounded 
inductance simulator (GIS) is given and studied. A generalized scheme is given 
for the realization of component multipliers using CCII and CCCII, alongwith, 
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two grounded impedances. It is used in the realization of R and C multipliers. 
The circuit is then extended to realize low component CCCII-based ideal 
grounded R-multiplier. An MBF is realized using the GIS, considered above. 
This CCCII-RC circuit is shown to provide standard LP, HP and BP responses. 
It is easily modified to realize a CCCII-C MBF, suitable for monolithic 
fabrication. A canonical structure of CCCII-C UBF is given and shown to 
realize all five standard second order filter responses. The performance of the 
circuit is critically examined. Finally, the realization of higher order (n = 5) LP 
filter is derived from the corresponding RLC-ladder structure. The circuit uses 
CCCII-C components, which lend suitability for CMOS implementation. 
In Chapter 5, an operational floating conveyor (OFC) is used for 
realizing novel VM circuits. A versatile OFC-based generalized structure is 
given. It is used in the realization of inverting and non-inverting amplifiers, 
ideal integrator and differentiator, first order OFC-based LP and HP sections. 
All the circuits are critically studied. Using the cascade of two such building 
blocks, an MBF is realized and studied. The realization of an OFC-based 
generalized impedance converter (GIC) is given. The GIC is used in obtaining 
ideal grounded inductance simulator and grounded FDNR simulator through 
element substitution. The generalized scheme is also used in the realization of 
R and C multipliers. Two circuits of MBFs are, respectively, derived by 
employing GIS and the FDNR through component replacement technique. 
Both realize standard LP, HP and BP responses. Finally, an insensitive VM 
universal biquadratic filter (UBF) is given and studied, which uses minimal 
component count. The circuit is shown to realize all standard biquadratic 
responses. 
Some novel current mode OFC-based circuits are realized and studied in 
Chapter 6. A versatile CM basic building block (BBB) is given. It is used in the 
realization of inverting and non inverting current amplifiers, ideal integrator 
and differentiator, first order LP and HP filter sections and a first order AP 
filter. The building block is also used in the realization of second order OFC-
15 
based band pass filter. Using the non-interactive property of the building block, 
an MBF is obtained, which provides LP, BP and HP responses. A low 
component realization of insensitive CM UBF is given and is shown to realize 
all standard responses. Finally, the realized CM UBF is used in the design of 
fifth order and an eighth order CM LP Butterworth filters using cascade form 
of synthesis. 
It may be mentioned that all the circuits considered in the thesis from 
Chapters 3 to 6, are critically studied. Sensitivity study is made. Any 
realization constraints in obtaining the circuits are examined. The non-ideal 
performance of the circuit due to non- idealities associated with a practical 
active device are examined. This helps in determining the reliable high 
frequency range for the circuit. Finally, various theoretical aspects considered 
in the realizations and study are verified through PSpice simulation using 
PSpice(OrCAD-lO.O). 
Conclusion of the thesis is given in Chapter 7. The main results of the 
work reported in the thesis are critically examined and discussed. It is followed 
by some suggestions on the further scope of work in the area of analog IC 
design. 
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CHAPTER 2 
ANALOG SIGNAL PROCESSING: DEVICES AND 
BUILDING BLOCKS 
2.1 Introduction 
As has been pointed out earlier, the area of analog IC design is far more 
challenging than its digital counterpart. Serious research on analog design is 
continuing unabated throughout the world. The present emphasis of research is 
in finding suitable devices for analog IC design and building suitable 
techniques for design [70, 71, 76, 121] based on such devices [5, 18, 24, 29]. 
Attractive circuits using new devices are available, both in voltage mode and 
current mode. But, at present, greater emphasis is on the current mode devices 
and their circuit realizations. Some CM devices which have found attraction in 
the realization of high performance integrable analog circuits are current 
conveyors (CCIIs) [1-12], current controlled conveyors (CCCIIs) [18-22], 
current feedback amplifiers (CFAs) [29,30], differential current conveyors 
(DVCCIIs) [28] and operational floating conveyors (OFCs) [24-27]. Various 
attractive building blocks for analog signal processing, such as, filters, 
oscillators, amplifiers, converters, component simulators. Phase Lock Loop 
(PLL), have been realized with these devices. 
Critical survey of technical literature points out that current conveyor 
(CCII), current controlled conveyors (CCCII) and operational floating 
conveyors (OFC) have found greater attraction of the designer in using them in 
the realization of basic building blocks for analog systems. In view of the 
above, this thesis gives the realization and study of novel voltage mode and 
current mode circuits, based on the three mentioned devices. In the present 
Chapter, these devices are studied. Their realization in contemporary CMOS 
technology is emphasized. Also, the non-idealities associated with each device 
are studied. The devices considered in the thesis are also with an eye on their 
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suitability for low voltage operation (around 0.75 volts) and small power 
consumption (in few mW range). 
The Chapter also includes some of the basic building blocks (BBBs), 
which are commonly used for the ASP realizations of filters, oscillators, etc., 
using the three selected current conveyors. The BBBs related to CCII, as the 
active device, are well known. So these are only referred in this Chapter. 
However, as the BBBs involving CCCIIs and OFCs are not so well known, 
they are included in the Chapter. 
2.2 Current Conveyors 
Current Conveyor (CC) is basically a current mode device. It ideally 
conveys (transfers) current, with unity gain, from input port to output port. It 
has reliable frequency response and is popularly used for high frequency 
applications [5-21, 64-67, 106-110]. Ideally, a CC should have: 
(i) Infinite input impedance (R^) at port Y 
(ii) Zero input impedance (Rx) at port X for current inputs 
(iii) Infinite output impedance (Rout) at port Z. 
(iv) Unity voltage transfer gains between port Y and X 
(v) Unity current transfer gains between port X and Z 
(vi) Infinite bandwidth. 
Current conveyors find wide range of applications in realizing current 
amplifiers, differentiators, impedance converters, integrators, filters and 
oscillators, etc. The off shoots of CC are CCII and CCCII. These are widely 
being used in signal processing applications and are next considered in detail. 
2.2.1 Second Generation Current Conveyor (CCII) 
In first generation current conveyor (CCI), the voltage applied at Y-
terminal appears at the X-terminal independent of the current supplied to X-
terminal. Thus, the circuit exhibits a virtual short circuit at the X-terminal. The 
CCI forces both the currents and the voltages in ports X and Y to be equal and 
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a replica of the currents is conveyed to the output port Z. Its characteristic is 
exhibited by the matrix: 
(2.1) 
The above matrix depicts the following characterization of the CCI: 
iy='.^v^=v^,i^=i, (2.2) 
The second generation Current Conveyor (CCII) was introduced to 
improve the versatility of the CCI [4, 10]. In CCII, no current flows in the Y-
terminal and its matrix representation is defined by: 
(2.3) 
The above matrix depicts the following characterization of the CCII: 
'V=0.v,=v^ 4 = ±/. (2.4) 
Symbolic representation and the ideal small signal model of CCII are given in 
Fig. 2.1 (a) and (b), respectively. 
X 2' 
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;^ (^)v. ±a{s)i^ 
(a) (b) 
Fig. 2.1 (a) Symbol and (b) ideal small signal model of CCII 
The CCII differs from the first generation conveyor in the sense that the 
Y-terminal exhibits infinite input impedance, i.e., there is no current flowing 
into Y. Also, the voltage applied to Y terminal is followed at the X terminal; 
making, X terminal to exhibit zero input impedance. The current supplied to X 
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is conveyed to the output (Z-terminal) with either positive polarity (in phase) in 
CCII+, and with inversion in CCII- [5, 9]. By convention, positive is taken for 
ix and iz both flowing simultaneously towards or away from the conveyor [5]. 
While the Y-terminal of the second generation current-conveyor is a vohage 
input and the Z-terminal is a current output, the X-terminal can be used both as 
a voltage output, as well as, current input. Many bipolar and CMOS 
implementations of CCII are available in literature [4-12]. 
2.2.2 CMOS implementation of CCII 
One of the CMOS implementation of CCII [11], which can be operated 
at low supply voltages and has small power consumption, is shown in Fig. 2.2. 
The circuit employs low voltage current mirrors (LVCM) [124], of Fig. 2.3. 
These are developed specifically for low voltage applications. In the CCII 
circuit, the input section is the voltage buffer, which uses a differential pair (Mi 
and M2) as the input stage. The input voltage v^  applied at port Y gets 
transferred to port X by the voltage buffer constituted by the Mi, M2 and M3 
The current mirror, LVCMl, is dc biased by Ibias- The tail current is kept 
constant by LVCMl. Similarly, LVCM2 forces the drain currents of M] and M2 
to be equal. The other stage of CCII is the current output stage. The current 
mirrors LVCMl and LVCM2 transfer the input current to the output port and 
the input current injected at port X flows through port Z. The M4 and M5 form 
the biasing circuit for M .^ The MOSFETs, M3 and Mg, form the X-terminal 
output stage. The Mg and My are level shifting transistors providing proper 
biasing for transistor Mg. The output Z that copies the current flowing through 
port X is realized by two complementary current mirrors (M3-M8 and M9-M10) 
and the MOSFETs Mg and Mjo convey the current from the X terminal to Z 
terminal. 
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Fig. 2.2 CMOS implementation of CCII 
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2.2.3 Current controlled conveyor (CCCII) 
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Fig. 2.4 Current controlled conveyor (CCCII) (a) Symbol and (b) small signal model 
In a second generation current conveyor (CCII), the port X has a small 
parasitic resistance (i?;^), which is generally neglected in the circuit design. 
However, this resistance does not remain negligible when the bias current/,, is 
small, as in ICs. For example, at 7^=100/^ A, i?^=140Q is realized. It leads to 
conversion error when load resistance is connected at port X. Current 
controlled conveyors (CCCII) [18-22] were introduced in the mid nineties and 
are deduced from the CCII. The expression oiR^' ^s a function of the bias 
current/^, is considered in CCCII. The device takes the advantage of the 
parasitic resistance ( R^). Figure 2.4(a) and (b), respectively, show the symbol 
and the small signal model of CCCII. Its matrix representation is defined by: 
(2.5) 
From the above matrix, the current controlled conveyor (CCCII) is 
characterized by the v-i relationships: 
0 
1 
0 
0 0' 
K 0 
±1 0 
\ ' 
K 
V. 
/v= 0 Vv = Vv + ixRx. iz = ±ix (2.6) 
The CCCII inherits the advantage of electronic tunability, as its 
resistance (i?^) is controlled through the bias control. For example, in a bipolar 
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CCGII, R^ is controlled by the bias current/„, forR^,=^ [19]. The 
resistance R^ at terminal X is proportional tol/^/^ in CMOS realizations 
[22]. This may be used in the elimination of physical resistors in CCCII-based 
analog circuit design for CMOS implementation [75]. The CCCII based 
realizations (CCCII-C) also have the attractive features of reliable high 
frequency performance, simpler circuit realization, and suitability to IC 
fabrication in Bipolar, CMOS, and BiCMOS technologies [18-22]. 
2.2.4 CMOS implementation of CCCII 
The schematic of a CMOS low voltage, low power implementation [75] 
of current controlled conveyor with inverting and non-inverting output currents 
{±iz) at Z-terminals is shown in Fig 2.5. 
VDD 
Fig. 2.5 CMOS implementation of CCCII with dual outputs (±/,) 
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It uses a mixed translinear loop (transistors Mi to M4) as the input cell. Two 
current mirrors (transistors M5, Mg and M7, Mg) allow the mixed loop to be dc 
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biased by the current I^. The input cell presents a high input impedance at the 
input port Y and a low impedance output at port X. This cell acts as a voltage 
follower. The output Z that copies the current flowing through port X is 
realized in the conventional manner using two complementary mirrors. 
2.2.5 Operational Floating Conveyor (OFC) 
Operational Floating Conveyor (OFC) [24-27,103-111] is a relatively 
new versatile analog building block, introduced in 1991 [24]. In fact it is a 
generalized form of current conveyor. It has transmission properties similar to 
that of e c u and CFB opamps [102], with an additional current output, which 
allows accurate output current sampling. This feature increases the versatility 
of the device and enables accurate closed loop current amplifier topologies to 
be realized. 
The symbolic representation and the small signal model of an ideal 
OFC+ [104] are respectively, given in Fig. 2.6 (a) and (b). 
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Fig. 2.6 (a) The symbol and (b) the small signal model of an OFC. 
The transmission properties of an OFC can conveniently be described by the 
matrix 
i. 
0 
0 
^, 
0 
1 
0 
0 
0 
0 
0 
0 
1 
0' 
0 
0 
0 
i. 
"y 
L 
V. 
(2.7) 
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The v-i relations for an OFC are depicted in the model, and are given by. 
iy = 0, V, = v ,^ v,„ - z,j;, /, = /„, (2.8) 
Here X is low impedance current input terminal, Y is high impedance 
voltage input terminal, W is low impedance output voltage terminal, and 2 is 
high impedance current output terminal. In the circuit operation, the input 
current at node X is multiplied by the open loop transimpedance gain (z,) to 
produce an output voltage at node W, The input voltage at port Y appears at 
port X. Similarly, the output current flowing at node W is conveyed to node Z. 
There is a complete isolation between the two sets of terminals and this 
isolation imparts tremendous flexibility to the device in the realization of 
current mode ASP circuits. 
A modification in the OFC topology yields a new five terminal general-
purpose OFC [27], called the multioutput OFC (MO-OFC), shown in Fig. 2.7. 
It has an additional current output, which allows further maneuvering of the 
device capabilities. The transmission properties of the device are characterized 
by the matrix: 
K 
^x 
Vv. 
iz^ 
i,_ 
= 
0 
1 
0 
0 
0 
0 
0 
2 , 
0 
0 
0 
0 
0 
1 
- I 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
^ 
h 
K 
Vz+ 
v,_ 
(2.9) 
From the above matrix, the following v-i relations are obtained: 
i =Q,v^=v v„, =z,/,, /• = /,„, / . =-i^. (2.10) 
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Fig. 2.7 Block diagrammatic representation of OFC with outputs Z'^ and Z' 
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Here the output current flowing at node W is conveyed to nodes Z"^  and Z' in 
opposite phases, with a current following action existing at the output 
terminals. 
2.2,6 CMOS implementation of OFC 
The OFC of Ref [11] has been derived from the low voltage, low power 
e c u structure of Fig. 2.2. The connection between drain of M3 and gate of M2 
has been removed. The gate of M2 is renamed as port X and the drain of M3 is 
now termed as port W. The resulting CMOS implementation of OFC is shown 
in Fig. 2.8. The circuit also uses low voltage current mirrors [124] developed 
for low voltage applications. 
The CMOS implementation of a novel multioutput OFC (MO-OFC) is 
shovm in Fig. 2.9, which will be used subsequently in filter design in this 
thesis. For operational floating conveyor with negative current transfer (OFC-) 
from W to Z, additional cross coupled current mirrors are used to invert the 
direction of current. Multiple outputs can be obtained by employing current 
mirrors or cross coupled current mirrors, so as to obtain additional Z* and Z' 
outputs. 
LVCM 
M, 
M. i r 
M. 
A/, W, 
A/3 
W 
A/„ 
A/, 
M, 
LVCM 
Fig. 2.8 CMOS Implementation of OFC 
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Fig. 2.9 CMOS implementation of multiport OFC 
2.3 Non-idealities of Active Devices 
All practical devices are basically non-ideal in nature to lesser or greater 
extent. They affect the performance of the circuit and system and result in 
deviation from the design based on ideal devices. They may also affect the 
stability of the system. These non-idealities can be contributed by a number of 
sources, the most important being are: 
(i) Frequency effects (ii) Parasitics effects 
The non-ideal effects are now examined for the three current conveyors, CCII, 
CCCII, and OFC, considered in the circuit design in tfie thesis. 
2.3.1 Non-ideal effects of CCII 
In this Section, major non-idealities of current conveyor (CCII) are 
studied. These may seriously affect design, based on ideal device model in 
practical applications. 
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A. Frequency effects 
The current and voltage transfer functions of a CCII are given by: 
a = iji, and /3 = vjv^. (2.11) 
Ideally, these tracking factors should be unity and frequency independent. In a 
practical device, these are found to be slightly less than unity, with 
a = l -^ , ,where4 , ( |§ , | « l ) (2.12a) 
denoting the current tracking error, and 
y^  = l - # , ,whe re^v ( | ^v | « l ) (2.12b) 
denoting the voltage tracking error of a CCII. Generally, these remains constant 
and frequency independent in the low to medium frequency range at 
frequencies much smaller than the comer frequencies, ( / « /„,//})• 
At high frequencies, current and voltage tracking fiinctions become 
frequency dependent, a(s)and/3(s), can be modeled by a single pole roll off 
model (or LP characteristics), as 
«(5) = — ^ — = — ^ ^ — (2.13a) 
s + co„ \ + s/co„ 
where a^ -alCD^\ and 
P{s) = —^ = —^— (2.13b) 
S + COp \ + sl(Op 
with p^ - pi CO p. The terms a„and/?„, represents the low frequency values of 
a{s) and y5(5), respectively. The6>„ andw^ are respectively, the pole (or comer) 
frequencies of current and voltage transfer functions. An idea of these 
parameters for CCII Ref [135] is: 
a , =0.991, /?„= 0.999, 
co^ =3.8xlOVarf/:y, «^ = 6.48x 1 OVa^/5 (2.14) 
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The pole frequencies of current and voltage transfer functions of CCII 
affect the overall circuit response at high-/values and can also cause stability 
problems. The effect can however be ignored if the operating frequencies are 
selected sufficiently smaller than the comer frequencies of CCII. For the 
conveyors considered in the thesis, the deviations of transfer gains are 
negligible for frequencies less than lOMHz [11]. 
B. Parasitics effects 
Another important source of non-idealities is associated with the 
parasitics of the active device. A non-ideal model of CCII [34] is shown in Fig. 
2.10. The parasitic resistors and capacitors associated with the device at ports 
X, Y and Z clearly exhibit their effect on the deviation of the performance of 
active device, particularly, at high frequencies. The series resistance {R^) at 
the X-terminal contribute to the non-idealness of the device, particularly when 
low bias currents are involved, as in ICs. The effect of /?^ cannot be 
compensated when capacitor C is connected at the X-terminal of the CCII. This 
parasitic creates a zero at co^^ =^ICR^ in the transfer function of the filter, 
which in turn affects the frequency response in the high frequency region [34]. 
Z" 
± a{s)i 
^z ^ ^z 
Fig. 2.10 Non-ideal CCII model with parasitics 
The parasitic effects of an active device may be minimized through 
proper layout and design. For example, in applications it is desirable the X-
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terminal of the current conveyors may either have a series resistance, so that 
Ry is absorbed in the resistance itself or is grounded. Clever design can make 
use of the parasitic components to advantage. 
C Simulation results on CCII 
To demonstrate the performance of non-ideal CCII, it is simulated 
through PSpice. In the simulation, CCII model of Ref [11] is used at a supply 
voltage+ 0.75 V. Also, the low voltage current mirrors (LVCM) of Ref [124] 
are employed. The dimensions of the MOS transistors of CCII are listed in 
Table 1 of the Appendix. The MOS transistors of CCII are simulated using 
0.5 // m CMOS process model parameters (Level 3) and are given in Table 2 of 
the Appendix. The details are already mentioned in Sec. 2.3.1. 
The plot of current transfer function a(s) of CCII is shown in Fig. 2.11. 
It gives the simulated value of «„ equal to 0.97. The value starts deviating after 
frequency of 5 MHz. The current transfer bandwidth, (/^), is equal to 12 MHz. 
It is found that frequency limitations only become prominent a t /> 10 MHz. 
.2 1 
08 -
a(s) 
10 KHz 
12 MHz 
100 KHz l.OMHz lOMHz 
Frequency 
1 OOMHz I .OGHz 
Fig. 2.11 current transfer function of CCII 
Similarly, the plot of Voltage transfer function /?(s) of CCII, as a 
function of frequency is shown in Fig. 2.12. 
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Fig. 2.12 Voltage transfer function of CCll 
It is evident from the figure that the simulated value of p^ is found to 
be equal to 0.989, which also remains constant up to 5 MHz. The voltage band 
width (/^) is equal to 14 MHz. These values depend on the transistors used in 
the device design. The simulation results of the CCII (parameter values) are 
given in Table 2.1 
Table 2.1 Basic Characteristics of the CCII at Supply Voltage ± 0.75 V 
Parameters 
current gain (a ) 
voltage gain (>9) 
current bandwidth (/„) 
voltage bandwidth (/^) 
Rx 
c. 
RziiCz 
Ry lie. 
Values 
0.98 
0.99 
12 MHz 
14 MHz 
33Q 
0.056 pF 
29.7M Q//0.029 pF 
10"MQ//0.045pF 
2.3.2 Non-ideal effects of CCCII 
A. Frequency effects 
Frequency performance of the current controlled conveyor (CCCII) 
based circuits are also affected by non-idealities [19], similar to those discussed 
for the e c u . The port relations for CCCII are given by: 
i^=0,v^=/3v^+ i^R^, i; = ai^ (2.15) 
where the tracking factors a and/? are still given by eqns. (2.11) and (2.12), as 
in the case of CCII. 
B. Parasitic effects 
The non-ideal model of CCCII showing parasitic components is given in 
Fig. 2.13. It is found to be similar to the model of CCII shown in Fig. 2.10. In 
the present case the intrinsic resistance i^ ^^ -is actually taken into consideration 
in the device operation as indicated in eqn. (2.15). The resistance is controlled 
through bias control current (/„) of CCCII, with R^ °c 1//^ for bipolar devices 
and R^ oc 1/^ /7^ for MOS/CMOS devices. This can be used to advantage in 
circuit design to eliminate the requirement of physical R's, as in the case of 
CMOS-C realizations and make circuits suitable for CMOS fabrication. 
Rxih) 
Z" 
Q ^ ^z 
Fig. 2.13 The non-ideal model of CCCII with parasitic impedances 
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C Simulation results on CCCII 
To demonstrate the non-ideal behaviour of CCCII, it is simulated 
through PSpice using the device model of Ref [75]. The simulation details have 
already been mentioned in Sec. 1.5.2. In Fig. 2.14, the simulation results on the 
variation of current tracking factor a(5) of CCCII with frequency is shown. It is 
evident that the simulated value of a is found to be slightly less then unity 
(0.986) and remains constant up to a frequency of 10 MHz with the MOSFETs 
used in the device design. The corresponding comer frequency (CD^ ) comes out 
to be 75 MHz. 
Similarly, the plot of Voltage gain /3(s) of CCCII, as a function of 
frequency is shown in Fig. 2.15. It is seen that the simulated value of fi is 
found to be equal to 0.999, and remains constant up to 16 MHz after which it 
starts decreasing. The voltage transfer bandwidth (co^) is found to be equal to 
110 MHz. 
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Frequency 
Fig. 2.14 current transfer function of CCCII 
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Fig. 2.15 Voltage gain of CCCIl 
The overall results on the simulation for CCCII, at bias control current 
/„= 100/i A and operating at a supply voltage equal to ± 1 volt, are given in 
Table 2.2. The parasitic component values are also included. These results 
exhibit the reliable high frequency performance of CCCII. 
Table 2.2 Basic Characteristics of the CCCII 
Parameters 
current gain (a) 
voltage gain (y9) 
current bandwidth ( / „ ) 
Voltage bandwidth ( /^ ) 
c. 
Rx 
Ry//Cy 
Rziic, 
Values 
0.986 
0.999 
75 MHz 
110 MHz 
0.46 pF 
1.8 KD 
740 K Q //0.54 pF 
5.4Ma//0.49pF 
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2.3.3 Non-ideal effects of OFC 
An OFC [110] is generalized form of a current conveyor and hence its 
non-idealities are also similar to those considered for CCII and for CCCII. 
A. Frequency effects: 
The v-i relationships of an OFC are given by: 
'•>. = 0' v^=/3v^, V,, = 2,4, / / = ai^., /•/ = yi^. (2.16) 
It may be seen that as in the case of CCII, the effect of R^ is generally 
neglected in the OFC-based circuits. A major difference in OFC is that the 
current at node X (t^) is multiplied by the open loop transimpedance gain (z,) 
to produce an output voltage at node W. Also, the output current flowing at 
node W is conveyed to node Z. At higher frequencies, the tracking 
functions a(5), p{s) and y{s), given in eqn. (2.16), become frequency sensitive 
and are respectively modeled by single pole roll off characteristics as: 
a ( i ) ^ _ ^ _ (2.17a) 
j3(s) = --^-~ (2.17b) 
r(s)=-J^ (2.17c) 
S + Cl)^ 
where the comer frequencies arecj^, o^ and 0^, as defined earlier. 
B. Parasitic effects 
The non-ideal OFC model, taking into consideration the effect of 
parasitics, is shown in Fig. 2.16. In general the model is similar to that of a 
CCII. 
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Fig. 2.16 The non-ideal model of OFC with parasitic impedances [110] 
C. Simulation results on OFC 
The OFC has been derived from the CCII structure of Fig. 2.2, and 
hence its frequency performance similar to that of CCII itself This has also 
been found in the simulation using the device model and parameters as 
mentioned earlier for the case of CCII. In this subsection, the characteristics of 
the OFC obtained from simulation at a supply voltage of ± 0.75 volts are given 
in Table 2.3. The similarities of these results with the CCII case are directly 
evident, as the MOSFET parameters are identical. 
Table 2.3 Basic Characteristics of the OFC at Supply Voltage ± 0.75 V 
Parameters 
current gain (a) 
voltage gain(/?) 
current bandwidth (/„) 
voltage bandwidth (/^) 
Rx 
c. 
RJIC, 
RyllCy 
R, //C, 
Values 
0.98 
0.99 
12 MHz 
14 MHz 
33f2 
0.056 pF 
29.7M n//0.029 pF 
10"MQ//0.065pF 
834M a//0M5 pF 
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2.4 Basic Building Blocks 
As the important CCII-based basic building blocks (BBBs) are well 
known in the technical literature [1, 2, 72, 73, 137, 138], these are not included 
in this Section. Hence, a brief review of some usefial basic building blocks 
using Cecils [19, 89] and OFCs [24] are provided. These will be used in the 
realization of analog signal processing circuits in the subsequent Chapters. 
2.4.1 CCCII-Based Basic Building Blocks 
Some useful BBBs [19, 89] implemented through current controlled 
conveyors are briefly considered. It may be noted that these realizations do not 
require additional external resistance. The building blocks discussed in this 
Section find attractive applications in the realization of filters, oscillators, etc. 
These circuits are electronically tunable through bias control current of CCCII, 
which lends electronic tunability and programmability to analog IC realizations 
in CMOS technology. 
Table 2.4 CCCII -Based Basic Building Blocks 
S.No 
1 
Schematic implementation 
V i'~*' 
^ T " 
Fig. 2 
resistc 
.17 
3r[ 
' 
CCCII 
Y Z-
Active ground 
89] 
'—h 
_*.,• 
ed 
Transfer function 
V Vr 
for Bipolar [19] and 
14 96 
7?;,-± 7 1 for CMOS 
case [75] 
Remarks 
With CCCII +, 
the circuit 
simulates a 
positive 
resistance and 
with CCCII-, it 
simulates a 
negative 
resistance 
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Fig. 2.18 Active floating 
resistor [89] 
For h ^ h , the 
resistance is 
/ ? . = 1 ' 2 
Negative floating 
controlled 
resistance can 
also be realized if 
Y terminal of 
CCCII is 
connected to 
positive output 
terminal Z*of 
CCCII and 
terminal Z" is 
grounded 
g„ 'OCT F,„ R 
-^^hlVr 
for Bipolar [19] and 
Fig.2.19 Transconductance 
amplifier [19] 
^^ 14.96 
case [75] 
for CMOS 
^ v 
R. 
, for Bipolar [19] and 
T{s) = - ^ for 
V "2 
CMOS case [75] 
For/?^^ ^Ry,^ 
unity gain 
inverter is 
realized. It is an 
all active 
realization 
Fig. 2.20 Unity gain 
inverter[19] 
CCCIi Z 
V 1 
K sCR. 
Ideal VM 
integrator with 
high input 
impedance is 
realized 
Fig. 2.2 IVM ideal 
integrator [19] 
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Fig. 2.22 CM ideal 
integrator [19] 
Integrator CM 
circuit with high 
output 
impedance is 
realized 
2.4.2 OFC-Based Basic Building Blocks 
An OFC is a versatile device and can easily be used in various 
applications, which presently use current conveyors, current feedback 
operational amplifiers, and voltage operational amplifiers. Some useful BBBs 
[24] implemented through OFC are briefly considered in Table 2.5. 
Table 2.5 OFC-Based Basic Building Blocks [24] 
S.No Schematic implementation Transfer function Remarks 
Fig. 2.23 CM noninverting 
amplifier 
l3 
R, 
High output 
impedance CM 
noninverting 
amplifier is 
realized 
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Fig. 2.24 VM noninverting 
amplifier 
V R 
v.. R, 
High input 
impedance VM 
noninverting 
amplifier is 
realized 
K„ 
'x" 
Y W 
OFC 
X Z 
«„, 
[2 R 
R< 
i 
Fig. 2.25 Transconductance 
amplifier 
High output 
impedance 
Transconductance 
amplifier is 
realized 
2.6.4 
h. 
Y W 
OFC 
X Z 
T{s) = -^ = R 
~1 
• ^A/v ' 
R 
Fig. 2.26 Transresistance amplifier 
Transresistance 
amplifier is 
realized 
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2.5 Conclusion 
It has been well established that the use of recent devices from the 
current conveyor family are finding increasing adaptation by the designers. 
Among such devices, the second generation current conveyor (CCII), current 
controlled conveyors (CCCII), operational floating conveyor (OFC) are finding 
maximum applications. This has motivated us to realize and study novel 
current mode and voltage mode circuits employing these devices in this thesis. 
A brief review of the devices is included in the Chapter. Their IC 
implementation in CMOS technology is given in view of their low voltage and 
low power requirements. It may be noted that the CMOS devices will be used 
throughout the thesis in the verification of theory through PSpice simulation. 
Any practical device is basically non-ideal in nature, which makes the 
practical results deviate from the design based on ideal devices. With this in 
view, the non-idealities associated with CCII, CCCII, and OFC are studied. 
The study includes the high frequency performance and effects of device 
parasitics on a circuit performance. Simulation results on these devices are 
included using the simulation package PSpice (OrCAD-10.0). 
Finally, some important basic building blocks of the current controlled 
conveyors and operational floating conveyor are included. These shall be used 
in the realization of filters, etc., in the subsequent Chapters of the thesis. 
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CHAPTERS 
REALIZATION OF VOLTAGE MODE AND CURRENT 
MODE FILTERS USING CCII 
3.1 Introduction 
Active filters are an important class of signal processing circuits widely 
used in communication, control and instrumentation systems. Realization of 
active RC-filters has been a subject of extensive research and a number of 
circuits operating in voltage mode (VM) have been reported [44-54]. Presently 
the current mode (CM) biquadratic filters [56-69] are receiving considerable 
attention due to the advantages of large bandwidth, better accuracy, high slew 
rate, low power consumption, greater linearity, simple circuitry and wider 
dynamic range [55,137]. 
In this Chapter,* some cascadable voltage mode and current mode filters 
are realized using second generation current conveyor (CCII). The CCII is 
basically a current mode device, which is also suitable for high frequency 
applications. This has led to the CCII-based realizations gain significant 
popularity, in analog signal processing. The CCII can be used as an active 
device in the design of simple and attractive active circuits for voltage mode 
[44-54], as well as, current mode [56-69] operations. This has motivated circuit 
designer to further develop various analog voltage mode and current mode 
filters and circuits using CCIIs. 
This Chapter considers the realization and study of voltage mode and 
current mode first order, biquadratic and high order filters, realized using 
single, as well as, multiple outputs current conveyors. Some of the important 
and desirable features of the novel circuits given in this Chapter are: 
(i) use of grounded passive components 
(ii) wide frequency range of operation 
(iii) high functional versatility 
Authors' papers [PI], [P2], [P3] and [P4] are based on the material presented in chapter 3 
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(iv) low sensitivities to active and passive components 
(v) low component count 
(vi) simplicity in design 
(vii) high input and low output impedance levels, for VM filters and 
high output and low input impedance levels for CM filters for 
facilitating the non-interactive cascading of the basic building 
blocks for the realization of higher order filters. 
Three novel voltage mode multifunctional biquadratic filters (MBFs), 
using single CCII [PI], two CCIIs and three CCIIs [P2] are respectively given 
and studied in Sees. 3.2, 3.3, and 3.4. The performance features of the 
presented MBFs are compared in Sec. 3.5. Section 3.6 is devoted to the 
realization of VM Universal Biquadratic Filter (VM UBF) [P4], using only two 
CCIIs and four passive components. 
Next, the current mode circuits are considered. Section 3.7 presents 
single CCII based first order current mode (CM) filters [P3], which uses only 
single CCII+ having single output, alongwith, three grounded passive elements. 
Section 3.8 is devoted to the realization of high output impedance current mode 
Universal Biquadratic Filter (CM UBF), which enables easy cascading. The 
proposed UBF employs only two multiple output current conveyors (MO-
CCIIs) and four grounded passive components and provides functional 
versatility in the realization of multiple filter responses, such as, low pass, high 
pass, band pass, band elimination and all pass. In Section 3.9, first order filter 
sections are used to realize 4* order low pass filter. In Section 3.10, the 
realizations of 6* order Butterworth low pass and band pass filters are 
considered using the current mode UBF of Sec. 3.8. Concluding remarks are 
given in Sec. 3.11. The circuits are also studied considering non-ideal behavior 
of the device. Their sensitivity performance is evaluated. Simulation study, 
using PSpice, are included to verify the theory. 
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3.2 VM Multifunctional Biquadratic Filter using Single CCII 
(MBFl) 
Current Conveyor based realizations have gained popularity in analog 
signal processing, especially in low voltage signal processing applications 
[122-128]. Recently, active filters employing single active device have 
generated much interest in video signal processing and wireless communication 
systems [39, 41]. Such biquads have attractive features of low voltage, low 
power operation, low noise, small size and wide linearity. 
3.2.1 Circuit description 
The generalized topology of a multifunctional biquadratic filter (MBFl) 
[PI] is shown in Fig.3.1. In the thesis, multifunctional filter implies 
incorporation of LP, HP and BP responses. The realization consists of a single 
CMOS plus type CCII alongwith, with five passive components, out of which 
four are grounded and one floating. 
Fig. 3.1 Multifunctional biquadratic filter (MBF 1) 
For the CCII+, the v-i relations are defined by: 
/ ; -0,v, =v^ and/>+/^ 
Analysis of the circuit yields the general transfer function: 
(3.1) 
ns) 
vi y.Fa+i^y, 
(3.2) 
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Low pass realization 
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Fig. 3.2 (a) Low pass biquadratic filter 
If the admittances are selected as: Yi = sCi, Y2 = I/R2, Y3 = SC3+I/R3 
and Y4 = I/R4, as shown in Fig. 3.2 (a), a second order LP filter is realized with 
1 
V, 
T,As) = LP V. 
s^ +s 
1 1 
+ • + -
1 
(3.3) 
The filter parameters, pole- o)^, pole-Q and gain of the low pass filter are 
obtained from eqn. (3.3) and given by: 
CO 
1 
OLP RjR^CjC^ , Q, 
^VR,R,C,C, 
LP - /• 
1 1 
+ -
A' 
< ^ a Q ^4^1 
HLP-^ (3.4) 
\) 
It can be seen from eqn. (3.4), the gain of the filter can be tuned independently 
through R2, without disturbing the pole frequency and pole-Q. 
High pass realization 
If the admittances are selected as: Yi = l/Rj, Y2 = SC2, Y3 = SC3+I/R3 
and Y4= SC4, HP filter shown in Fig. 3.2 (b) is realized. Its transfer function is 
given by: 
45 
T,ri^) = ^"' 
i j \^^ T / \—• -5 
F 
' s'+s 
1 1 
—+ -
(3.5) 
yR^Cj R^C^j + -^i-^sQQ 
The parameters of the HP filter are given by: 
^OHP ~ • R^R^C^C^ > iiHP ~ 
^\IR,R,C,C, 
' 1- 1 
• + -
v-^sQ RiC^, 
H,,-^ (3.6) 
From eqn. (3.6), it can be seen that the gain of HP filter can now be tuned 
independently by C^. 
i I 
Fig. 3.2 (b) High pass biquadratic filter 
Bandpass realization 
For the realization of a band pass filter, the component selection is: Yi = 
1/Ri, Y2 = I/R2, Y3 = SC3+I/R3 and Y4 = SC4, as shown in Fig. 3.2 (c). This 
gives the BP transfer function: 
Q 
/?,-
Fig. 3.2 (c) Band pass biquadratic filter 
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Tsris) ^ « P — ' Bf s/R^C. 
V. 
s + s 
1 1 
—+ -V^1^4 ^ 3 ^ 3 7 
+ -
1 
(3.7) 
R^R^C^C^ 
The pole frequency, pole-Q and gain of the BP filter are given by: 
'^OBP ~ • 
R^RjC^C^ 
1 ^ ^\/R,R,C,C, 
' >^BP ~ / , , \ ' - " B P 
RiR^C^ 
1 1 
• + • 
R,iR,C, + Rf,) (3.8) 
Here also, the gain can be tuned independently through R2. It is 
observed from the expression of pole-Q that the denominator is greater than the 
numerator. Hence the circuit has the drawback of realizing only low Q values. 
3,2.2 Non-ideal analysis 
As discussed in Sec. 2.3.1, using the non-idealities of CCII, the modified 
v-i relations are defined by: 
i^=0, v^=j3v^, L^ai, (3.9) 
The frequency effects of CCII, modifies the eqns. (3.3), (3.5) and (3.7) of the 
MBFl to: 
T.As)'^'' 
a/3/ 
R^R^C^C^ 
V. ( 1 I 
• + • 
F„ 
V^3^3 ^\^\ J 
s^apC^ 
+ -R^R^C^C^ 
T„As)="' V ( I I 
- + -TJjCj R^C^ + • R^R^C^C^ 
TBP(S) = ^ 
saj3/ 
R^C^ 
is + (i)Jis + co^){s^ +s 1 1 
+ -V-'^iQ ^3^3 J RyRjCjC^ 
) 
(3.10) 
(3.11) 
(3.12) 
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It is clear from eqns. (3.10) to (3.12) that all the filter functions have two 
extra poles, due to single pole model, in addition, to the existing two complex 
conjugate poles. If the frequency of these two extra poles are sufficiently 
higher than the poles of the presented MBFl, min { co^,a)p }» (l/RC), (as 
can easily be ensured through design), then their effect on the frequency 
response can be minimized. It may be noted the non-idealities of CCII gives the 
circuit a roll off in gain at higher frequencies. Thus below 10 MHz, they have 
negligible effect on the circuit performance [34]. 
Taking the parasitics effects described in Sec. 2.3.1, into account, the 
analysis of the circuit of Fig. 3.1 yields the mixed LP-BP transfer functions as: 
a/? sa/3C^ 
+ -
T (,!\=LJJL = ^2^4^lP^3P ^4P^lP^3r r-1 1->\ 
• LP^ 
y^ •, 1 1 
+ • 
V, . i \ ' ^ 
5^ + S 
yK^pLjp K^pL^p J K-^pK^pLipL^p 
where R^p = R^ IIR^, R,p = R^ II Ry, C^p =C,+Cy, C^p =C^+C^ 
For practical CCII, assumingC, »C) , , C^»C2, C^ «C^orC^ and 
/?3,/?4 « Ry or R^, and the current and voltage transfer ratios a and/? as unity 
for frequencies till tens of MHz, then the eqn. (3,13) reduces to the ideal low 
pass transfer function of eqn. 3.3. 
Similarly the high pass and band pass transfer functions are given by: 
TMpis)-— = 7 ' <^/^iC2P^CpC,p ^ ^ ^ ^ ^ 
V r 1 1 A 
' s'+s 
1 1 
• + -yK^pL^p R^p^ip J 
+ • 
^IP^3P^3P^4P 
where /?,p = /?i // Ry •> R^p = ^3 // Rz > C2P = Cj + C ^ , C^p = C3 + C^, 
^ 4P ^ 4 ' * -^y 
Assuming,C3 » C^, C^ » Cy, Q » C^ and R^,R^ « RyorR^, and the 
current and voltage transfer ratios a and /3 as unity, for frequency range of 
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interest, then the eqn. (3.14) simplifies to the ideal high pass transfer function 
of eqn. (3.5). 
The band pass function is given by: 
sa(3C, s^apC.C^ 
Tsris)=^ ^2^3P^4P ^3P^4P 
S^ +S 1 
AjpC^p ^ 3 p ^ 3 P y 
1 
(3.15) 
^IP^iP^^P^Af 
where;?,p =RJ/Ry,R^p ^R^IIR^, C^p =C^ +0^, C^p =C^ +Cy 
AssumingC3,Q »Cx,Cy,OTCz, and i?,,^3 «RyorR^, and the current and 
voltage transfer ratios a andy9 are nearly unity for frequencies below tens of 
MHz, then the eqn. (3.15) reduces to the ideal band pass transfer function of 
eqn. 3.7. 
The filter parameters with non-idealities are given by: 
("OLP = . 
^3P^4P^IP^3P 
Q, V ^3P^4P^lP^3P LP 
/^3P'^3P ^AP^IP J 
(3.16) 
^\P^3P^3P^4P 
CO OBP 
^IP^3P^3P^4P 
Q 
yji/ K^pK^pL^-jpL^^ 
HP 
QBP = 
+ 
^K^pL^p i^3P^3P J 
V ^\P^3P^ 3P^ 4P 
yKfpL^p L j ^y t j y , y 
(3.17) 
(3.18) 
It is evident that the pole frequency and pole-Q get affected due to 
parasitics, however these parasitic effects may be minimized through proper 
layout and circuit design. Also, parasitic effect of CCII can be made to 
advantage in clever design itself. 
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3.2.3 Sensitivity study 
Table 3.1: Sensitivity Figures of MBFl of Fig. 3.2 
Sensitivity 
To / o f 
Ri 
R2 
R3 
R4 
c, 
C2 
C3 
C4 
Low pass filter 
(»o 
-
1/2 
1/2 
1/2 
-
1/2 
Q 
-
2{R,C, + R,Q) 
-
{R,C,-R,C,) 
2{R,C,+R,C,) 
[RjC^ - i?4C,) 
2{R,C,+R,C,) 
High pass filter 
(Oo 
1/2 
-
1/2 
" 
• 
-
1/2 
1/2 
Q 
[R^Cj-RjCj 
2{R,Q + R,C,) 
-
[R^Cj -RiCj 
2{R,C,+R,C,) 
" 
" 
-
2{R,C,+R^C,) 
(RJCJ-R^C^) 
2{R,C,+R,C,) 
Band pass filter 
®. 
1/2 
-
1/2 
" 
" 
-
1/2 
1/2 
Q 
{RJQ-R^CJ 
2{R,C, + R,C,) 
-
{R,C,-R,C,) 
2{R,C,+R,C,) 
' 
-
2{R,C,+R,C,) 
{R,C,~Rf,) 
2{R,C,+Rf,) 
The incremental sensitivities of important circuit parameters, viz., pole 
frequency and pole-Q of the low pass, high pass, band pass filters have been 
evaluated with respect to the circuit elements and are given in Table 3.1. 
It is evident from the Table that the nominal values of the co^ sensitivity 
(S^-) and the pole-Q sensitivity (Sf) are low and attractive, being less than or 
equal to half in magnitude. Thus, the circuit exhibits attractive sensitivity 
properties. 
3.2.4 Design and simulation 
To verify the theory of the proposed circuits, they are designed and 
simulated using Level 3 PSpice parameter in 0.5 /^m CMOS process at supply 
voltages VDD = - VSS = 0.75V. The CCII+ model of Ref [11] is used in the 
simulation. Also, in all the subsequent CCII-based circuit simulations reported 
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in the thesis, the same Level 3 PSpice parameters alongwith the device model 
will be used. To demonstrate the performance of single CCII+ based 
multifunctional biquadratic filter (MBFl), the circuits of low pass, high pass 
and band pass filters are designed for/, = 200 KHz, Q = 0.5 at unity gain. The 
design values for the filters are: 
For Low pass filter: C) = C3 = 45 pF and Rj = R3 = R4 = 17.68 KQ. 
For High pass filter: C2 = C3 = C4 = 45 pF and R, = R3 = 17.68 KH. 
For Band pass filter: €3=04= 45 pF, R, = R3 = R = 17.68 KQ, R2 - 8.84 KQ. 
The simulated LP, HP and BP responses are shown in Fig. 3.3, with the 
simulated results given in the Table. These are found to be close to the 
theoretical values. 
The tunability of the BP filter has been investigated by varying the 
center frequency fo through passive resistor R3. The BP response curves 
corresponding to/ , of 200 KHz, 500 KHz and 1.5 MHz are shown at a constant 
Q of 0.707. It may be noted that with the variation of frequencies, as shown in 
Fig. 3.4, the gain of band pass filter remains constant and equal to unity. These 
also exhibit close agreement with theory. 
12 
0.8 ' 
0.707 
Gain 
0,4 -
10 KHz 
o VLP/Vi 
Simulated results 
/.(KHz) 
200.06 
QBP 
0.705 
HLP 
1.00 
HBP 
1.01 
HHP 
0.998 
• ' • ', —- \ '• 1 -T^^^"" * 1 
30 KHz 
VHP/Vi • VBP/Vi 
200. 06 KHz 
100 KHz 300 KHz l.OMHz 
Frequency 
3.0MHz 
Fig. 3.3 Frequency responses of LP, HP, and BP filter 
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l.O-T 
0 
1. 0 KHz 
-1 r 
500 04 KHz 
lOKHz 100 KHz l.OMHz lOMHz lOOMHz 
Frequency 
Fig. 3.4TunabmtyofBPF 
(a)/o = 200 KHz (b)/„ = 500 KHz (c)/^ = 1.5 MHz 
Also, in Table 3.2(a), the simulated values of input and output resistances are 
given, which show convenient cascadablity, (Rjn » Rout) of the proposed 
MBFl circuit. 
Table 3.2 (a): Input and Output Resistances of MBFl 
TypeofMBF 
MBFl 
Input Resistance 1 Output Resistance 
1x10'^ MQ 21.7KQ 
The multifunctional biquadratic filter is realized using single CCII+ and 
four admittances and without the requirement of component matching. The low 
pass, high pass and band pass filters were obtained through proper selection of 
admittances. The circuit also offers several advantages, such as, high input 
impedance and low output impedance; which enables easy cascading, low 
supply voltage operation and independent tuning of the gain of filters through. 
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Ri (LPF), C2 (HPF) and R2 (BPF), without disturbing the pole frequency and 
quaUty factor. However, the circuit has drawback of reaUzing only low Q 
values. 
3.3 High Input Impedance Muitifunctionai Biquadratic Filter using 
Two CCIIs (MBF2) 
In voltage mode signal processing, active filters with high input and low 
output impedances [48, 50, 52] are of great importance, because they can be 
directly connected in a non-interactive cascade to implement higher order 
filters. Several multifunctional biquadratic filters with high input impedance 
are available in literature [41, 43, 45, 52] which employs a large number of 
active and passive devices, for realizing LP, HP and BP responses. In 1997, 
Homg [41] proposed a circuit to realize the responses with high input 
impedance using only grounded passive components and four plus type CCIIs. 
Chang [37] proposed another circuit using four CCIIs, four resistors and two 
grounded capacitors. In 1999, Chang and Lee [42], proposed a circuit to realize 
the multiple responses using two current conveyors, three resistors and two 
grounded capacitors. However, this circuit lacks the advantage of high input 
impedance and also employs floating resistor. In 2002, Singh and Senani [44] 
proposed a circuit to realize KHN biquad using four CCIIs, five resistors and 
two grounded capacitors. The circuits of the Refs [37, 44] did not have the 
advantage of high input impedance; moreover, these circuits employed too 
many active and passive components. Homg proposed circuits [43, 52] with 
high input impedance using grounded passive components and three CCIIs. In 
2005, Homg [45] proposed two high input impedance circuits each with one 
input and three outputs using three CCIIs alongwith four grounded capacitors 
and three grounded resistors. However, the circuits have the advantage of high 
input impedance, but employed large number of active and passive devices. 
In this Section, a novel high input impedance voltage mode 
multiflinctional biquadratic filter (MBF) is realized using two CCIIs and four 
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admittances only. It gives tiie multifunctional realization of LP, HP and BP 
responses through appropriate selection of admittances, as in the case of 
MBFl. 
3.3.1 Circuit description 
The proposed structure of the multifunctional biquadratic filter (MBF2) 
is shown in Fig.3.5. It consists of two CCIIs and four grounded admittances. 
Y^ 
CCII+ z, 
X, 
Fig.3.5 Multifunctional biquadratic filter (MBF2) 
The generalized circuit realizes low pass, high pass and band pass responses 
through appropriate choice of grounded admittances without feedback 
requirement. Using the v-i relations of eqn. (3.1) for the CCII± devices, 
analysis of the circuit yields the following voltage transfer function: 
V YY 
V,„ Y,Y, 
(3.19) 
Low pass filter: If we select, Y^= —, Y^^sC^+G^, and F3 = —, Y^=sC^+G^, 
Ri Rj 
it results in realizing low pass voltage transfer function, given by: 
1 
Tu>(s) = ^LP _ -/^i^aQQ 
D{s) (3.20) 
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- "x 
where the characteristic polynomial, D(s), is given by: 
D(s) = s'+s 1 1 + -R2C2 ^ 4 ^ , 
^ • • 2 4 y RiR^CjC^ 
(3.21) 
High pass filter: On selecting: Y^=sC^, Y2 = sCj + Gj, Y^= sC^ and 
74 = 5C4 + G4, a high pass voltage transfer function is realized: 
„2 ^ 1 ^ 3 
r. .W--^ c c 
Dis) 
(3.22) 
with D(s).as defined in eqn. (3.21). 
Band pass filter: If we select, yj = 1//?,, fj = ^C^ + G j , 3^ = ^ C3 and 
Y^ = sC^ + G4, then it results in the following band pass voltage transfer 
function: 
C, 
TBP(S) = 
V. BF 
r,„ D{s) 
(3.23) 
where D(s) is same as defined in eqn. (3.21). From eqns. (3.20), (3.22) and 
(3.23), it is seen that low pass, high pass and band pass responses are realized 
through appropriate selection of grounded admittances, without the 
requirement of matching constraints. Cascading of such second order sections 
forms an attractive method for the realization of high order filters, due to their 
inherent high input impedance (Z „^ -> QO). 
The pole frequency {co^), bandwidth (BW) and the pole-Q of the LP, HP 
and BP filters obtained from D(s), are given by: 
co„ = BW^ • + • 
The gains of the filters are given by: 
Q ^MR^R^C^C, 
1 1 
RjC^ R^C^ 
(3.24) 
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From the expression of pole-Q given in eqn. (3.24), it can be seen that there is a 
summation term in the denominator, which makes the proposed circuit to 
realize low Q responses [38], as in the case of MBFl. The eqn. (3.25) shows 
that the gain of LP, HP and BP filters can be tuned independently through 
passive components (Rior R3), (Ci or C3) and (Rj or C3) for LP, HP and BP 
filters, respectively. 
3.3.2 Non-ideal analysis 
Consider the non-ideal CCII characterized by the frequency independent 
current transfer factor or and voltage transfer factor/? for low to medium 
frequency applications. Using the non-idealities defined by eqn. (3.9), the 
analysis of the circuit of Fig. 3.5 yields the transfer functions as: 
T,ris)=^= ' Zl ' (3-26) 
2^ a,«2AA<^iQ 
V C C Tnpis) = ^ = ^^^ (3.27) V,„ Dis) 
It may be noted that the characteristic polynomial D(s) is still given by (3.21) 
and remains unaffected. Hence the®„, BW and Q are still given by eqn. (3.24). 
This is one of the attractive features of the proposed filter. The gains are given 
by: 
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a^a^P^P^R^ _a^a^PP^££j^ ofc^Pp^R^Rf^ . - ^ Q . 
Slight reduction in gains is observed due to the device non-idealities. 
3.3.3 Sensitivity study 
The sensitivities of the filter parameters, pole-6> ,^ and pole-Q, are 
evaluated with respect to active and passive elements and are summarized 
below: 
c<»„ -_ i /9 ce - - c ^ _ {RJCA -C2R4) I ^ ,| 
Qf^LP _ _ 1 CffiP _ 1 C^Hf _ 1 
'^«i,«3 - ' » '^a,,ffj.,9,,y9j,«,,«j - ' ' "^a,,0-2,;»,,/?,.C|,Cj ~ ^ ' 
S""' =-\, S"Z,BC=l S"'"'=-l (3.30) 
It is evident from eqn. (3.30) that all the sensitivities are attractive. Also, note 
that the filters are insensitive to the non-idealities in low to medium frequency 
range. 
3.3.4 Design and simulation 
To demonstrate the performance of CCII-based multifunctional 
biquadratic filter (MBF2), the low pass and band pass and high pass circuits are 
simulated using PSpice, as before. Their circuits are designed for^= 250 KHz, 
at Q of 0.707 for unity gain. The design values for the filters are: 
For low pass filter: C2=C^ = 45 pF and R, = R2 = R3 = R4 = 14.15 KQ. 
For high pass filter: C, = C2 = C3 = C4 - 45 pF and R2 = R4 = 14.15 KQ. 
For band pass filter: C2 = C3 = C4 = 45 pF, R, = 7.07 KQ, and 
R2=R4-2Ri = 17.68 KQ. 
The simulated responses are shown in Fig. 3.6, with simulated results given in 
the Table. These show good agreement with theory. 
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2-1 
1 0 
Simulated results 
/XKHz) 
250.09 
QBP 
0.705 
HLP 
1.00 
HBP 
1.01 
HHP 
1.00 
0 
10 KHz 
n VLP/Vi 
250 09 KHz 
300 KHz 
Frequency 
l.OMHz 30 KHz 100 KHz 
n VHP/Vi B VBP/Vi 
Fig.3.6 Second order LP, HP and BP response at/o = 250 KHz 
3,0MHz 
In the Table 3.2 (b), the simulated values of input and output resistances are 
given. These once again exhibit convenient cascadablity of MBF2, with Rjn » 
Table 3.2 (b): Input and Output Resistances of MBF2 
Type of MBF 
MBF2 
Input Resistance 
lxlO"Mn 
Output Resistance 
36.7^Q 
In this Section, a novel high input impedance second order 
multifunctional filter (MBF2) is realized using two second generation current 
conveyors, alongwith, four grounded admittances without using any feedback. 
It realizes low pass, high pass and band pass responses with appropriate 
selection of all grounded admittances without any requirement for matching. 
High order filters can conveniently be realized by cascading the proposed 
second order sections. The proposed circuit permits the use of only grounded 
passive components, which is important for IC implementation. The circuit also 
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has low active and passive sensitivity and operation at low supply voltage of ± 
0.75V. 
3.4 High Input Impedance Multifunctional Biquadratic Filter 
Using Three CCIIs (MBF3) 
An unconditionally high input impedance multifunctional filter using 
only three plus type CMOS current conveyor is presented in this Section. Once 
again, only grounded resistors and capacitors are used for realizing second 
order low pass, band pass and high pass functions. The proposed circuit has the 
independent control of pole-6;„, quality factor and gains of filters. 
3.4.1 Circuit Description 
The multifunctional biquadratic filter (MBF3) [P2] is show in Fig. 3.7. 
Vi ^ 
XI 
Y1 
CCII+ Z1 
VI 
Y1 
Y2 
CCI1+ 22 
X2 
Y2 
V2 
Y3 
Y3 
CCII+ Z3 
X3 
Y4 
Y5 
Fig.3.7 CCII+ Multifunctional biquadratic filter (MBF3) 
Using the v-i relations given in eqn. (3.1) for CCII+, the analysis of the circuit 
yields: 
V YY 
V, Y,Y,^Y,Y, 
(3.31) 
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and 
V YY 
Proper selection of grounded admittances, Yj, Y2, Y3, Y4, and Y5, realize 
standard second order LP, BP and HP filters, as given below. 
Case r. If the admittances are selected as: Yi = sCi+—, Y2 = — , Y3 = SC3, 
Y4=—, Y5 = — , then band pass and low pass responses can be obtained at Vi 
and V2, respectively, as given below: 
^ D{s) 
and 
1 
V R C 
TsA^)~ = ~ ^ (3.33) 
K D{s) 
where, denominator, D(s), is given by: 
T^^(^s)=^ = ^'^'^'^' (3.34) 
„2 ^ 1 D{s) = 5' + —— + (3.35) 
/?,C| R2R^C^C^ 
The pole frequency {co^) and the quality factor (Q) obtained from the 
denominator polynomial, D(s) and the gain of the BP and LP filters are given 
by: 
o^.-i^^^. Q-RJ -^
HBP-^, HLP-^ (3.36) 
From eqn. (3.36), it can be noted that the pole-Q can be tuned independently 
through Ri, without disturbing the pole-<y„. Also the gain of the low pass filter 
and band pass filter can be adjusted independently by grounded resistor R5. 
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Case 2: If the admittances are selected as: Yi = sCi+—, Y? = sC?, Y3 =—, 
Ri R, 
Y4 = SC4, Yj = sCs^  then band pass and high pass responses are respectively 
obtained at Vi and V2. These are given by: 
(3.37) 
where, denominator. D'{s) 
n7c^ 
Tapis)'-
THpis)• 
is given 
- . . 2 ^ 
I by: 
5C, 
D'is) 
D'is) 
1 
(3.38) 
^ V-. ( 3 . 3 9 ) 
C2C4R2 RyRj^CjC^ 
The pole frequency o)'^ and the quality factor Q' and the gain of the band pass 
and high pass filter are given by: 
(0\ 1 1 
R^R^C2C^ 
c 
H B P — — , 
n'=J- I^ICA^S 
c 
TJf _ ^ 5 
i l H p - — 
' - 4 
(3.40) 
From equation (3.40), the pole-Q' can be tuned independently through 
C], and the gain of the band pass filter and high pass filter can be adjusted by 
C5 It may be noted that multifunctional filter realizes standard low pass, band 
pass and high pass responses once again, without requiring matching 
conditions. 
3.4.2 Non-ideal analysis 
Considering the non-idealities of CCII of eqn. (3.9), the analysis of the 
circuit of Fig. 3.7 yields the transfer functions for the Case 1 as: 
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(I^^^A^ML (3.41) 
"' V, Dis) 
V^^a,a^AMM££l. (3.42) 
'•' V, D{s) 
where, denominator, D(s) is given by: 
D(5)^5^+-^—+ '^^^^^^ -(3.43) 
The filter parameters for the Case 1 are then given by: 
and the low pass and band pass filter gains are: 
(3.45) 
"^^ R, ' 
For the Case 2, the transfer functions are given as: 
sC,/3, 
"'^ ' V, Dis) 
i 
where, denominator, D(s) is given by: 
s'C,j3, 
Dis) 
1 
CjC^R-^a^a^a^P^P^ R^R-^Cfi ^ a^a^fii-^P^Pi, 
(3.46) 
(3.47) 
(3.48) 
For the Case 1, slight reduction in pole-<y„ and pole-Q is observed due to the 
device non-ideahiess and the non ideal gains demonstrate enhancement in HLP 
and slight reduction in HBP for / < 10 MHz. 
The filter parameters for the Case 2 are: 
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J , Q' = — |QQ-^ 3Q^ iQ^ 2Q^ 3AA (3 49) 6)„ = 
and the BP and HP filter gains are: 
BP ; ; — . H H P - - — (3.50) 
For the Case 2, non-idealness causes slight enhancement in pole-(y„ and • 
reduction in pole-Q. The filter gains demonstrate slight enhancement in HHP 
and reduction in Hep. 
3.4.3 Sensitivity study 
The sensitivities of filter parameters pole-fi)^  and pole-Q are evaluated. 
These are summarized below: 
c"»» _ ^ Q Q = _ _ /"I ^ n 
Similarly, the sensitivities of e;^  > and Q' are given by: 
C"Mo' _ 1 r - O — 1 00"= ' C2 — _ ^ 
^a°,a^,a,.fi2.P^ ~ ~ ^' "^  a ,a ja 3 ^ 2/3 3 = " (3.52) 
The sensitivities for the filter gains are given by: 
Cf^BP _ 1 C^BP _ _ 1 Cf^LP _ 1 C^LP _ _ 1 
5S;,/r,=l, 5 ^ ? = - I 5 e ^ i = l 5c4";.A=-l (3-53) 
Eqns. (3.51) to (3.53) show that all the sensitivities are found to be attractive, 
less than or equal to unity in magnitude. 
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3.4,4 Design and simulation 
To demonstrate the performance of CCII multifunctional filter (MBF3), 
the low pass and band pass circuits of Case 1 are simulated using PSpice. The 
circuit was designed for/, = 300 KHz with unity gain. The designed values are: 
For the LPFfor Butterworth response {Q = 0.707): C, = C3 = 45 pF, R2 = R4 
= R = 11.78 YSl and R4 = R5 = 8.32 KQ. 
For BPFfor a Q of 5'. C, = C3 = 45 pF, R2 = R4 = R = 11.78 KQ and R, = R5 = 
58.9 ¥S1. The simulated responses are shown in Fig. 3.8 and the simulated 
results given in the Table. Good conformity is observed between the design and 
simulation. 
Simulated results 
/o(KHz) 
300.06 
QBP 
4.68 
HLP 
1.00 
HBP 
1.01 
10 KHz 30 KHz 
•• VBP/Vi • VLPA'i 
100 KHz 
300. 06 KHz 
300 KHz 1 OMHz 3.0MHz 
Frequency 
lOMHz 
Fig.3.8 Second order LP and BP responses a t /= 300 KHz 
The high pass and band pass filters of Case 2 are then designed for 
fo = 300 KHz, Q = 0.707, at unity gain. The designed values of the BP and HP 
filters are: 
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For band pass filter: C2 = C4 = 45 pF, R, = R3 = 11.78 KI2 and Ci= C5 - 63.64 
pF. 
For high pass filter: C2 = C4 = C5 = 45 pF, R, = R3 = 11.78 KO and C, = 63.64 
pF 
The simulated high pass and band pass responses are shown in Fig. 3.9. 
alongwith, the simulation results. The results exhibit good agreement with the 
theory. 
1.2 -
1.0 -
0.8 -
0.707 
Gain 
0.4 -
o^  
Simulated results 
./,(KHz) 
300.08 
QBP 
4.69 
HHP 
1.00 
HBP 
1.02 
— T = = = ^ ^ — 1 1 1 1 
10 KHz 30 KHz 
0 VHP/Vi » VBP/Vi 
100 KHz 
300. 08 KHz 
300 KHz 
Frequency 
1 OMHz 3.0MHz 
Fig.3.9 Second order HP and BP responses for^=300 KHz. 
The tunability of the circuit was investigated by changing the center 
frequency (^) of the band pass filter at a constant Q of 5. The BP response 
curves corresponding to/ , - 300 KHz,/, = 500 KHz, and To ^ 1 MHz are given 
in Fig. 3.10. It is evident that the gain of the BPF remains nearly unity where 
frequency is varied. The simulated values show good agreement with the 
theory. 
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1.2 1 
1.0 
0 .8-
Gain 
0 . 4 -
/ „ = 300KHz 
Simulated results 
fo(BP) 
300.04 KHz 
500.05 KHz 
1.02 MHz 
Q(BP) 
4.65 
4.52 
4.48 
HBP 
1.01 
1.02 
1.04 
/<,= 500KHz 
/ „= 1 MHz 
10 KHz 30 KHz 100 KHz 
500 05 KHz 
300 KHz 1.0 MHz 3.0 MHz 10 MHz 
Frequency 
Fig.3.10 Frequency tuning of BPF at Q = 5 for 
(i) fo = 300 KHz (ii) /„ = 500 KHz (iii) /« = 1 MHz 
The input and output resistances, given in Table 3.2 (c), show Rin»Rout 
This exhibits convenient cascadabhty for higher order reaUzations. 
Table 3.2 (c): Input and Output Resistances of MBFs 
TypeofMBF 
MBFS 
Input Resistance 
lxl0"MQ 
Output Resistance 
16.6A:n 
A multifunctional filter is realized, using three CCII+ and grounded 
passive components, which is advantageous from integrated circuit 
implementation point of view. In addition to this, circuit offers several 
advantages, such as, high input impedance, which enable easy cascading, low 
sensitivities of filter parameters, versatility to synthesize low pass, band pass 
and high pass fiher responses without any component matching considerations. 
The filter provides independent control of pole frequency, quality factor and 
gain of filters through separate grounded resistors and capacitors. The proposed 
66 
circuit also has low sensitivity and use of low supply voltage operation at ± 
0.75V. 
3.5 Comparative Study of Proposed MBFs 
This Section presents the comparative study of the three novel 
multifunctional biquadratic filters (MBFs) presented in the preceeding 
Sections. All the three MBFs give realization of standard second order LP, HP, 
and BP responses. Some of the parameters considered for comparison in the 
realization and performance of the three MBFs are: 
(i) Number of CCIIs employed 
(ii) Number of passive components employed 
(iii) Requirement of any matching conditions 
(iv) Suitability to realize high order filters (cascadablity) 
(v) Independent tuning of filter parameters, such as, pole- «„, pole-Q 
(vi) Sensitivity performance 
Based on the above, the comparative performance of the MBFs is 
summarized in Table 3.3. 
Table 3.3 Comparison of MBFs 
Performance 
parameter 
/ ^C i rcu i t 
MBFI 
MBF2 
MBF3 
(i) 
No. of 
ecu 
1 
2 
3 
(ii) 
No. of 
grounded 
passive 
elements 
Four out of 5 
All Six 
All Six 
(iii) 
Matching 
requirements 
No 
No 
No 
(iv) 
Convenient 
cascadablity 
yes 
yes 
yes 
(V) 
Independent 
tunability 
Only of 
gain 
Only of 
gain 
yes 
(vi) 
Low 
sensitivii 
Yes 
yes 
yes 
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The MBFl is a low component filter, realized without feedback, has 
independent tuning of its gain without disturbing the pole frequency and 
quality factor. It has the drawback of having one ungrounded component and 
also realizes only low Q values (Q<1). The lack of independent tuning of filter 
parameters, pole-6;„ and pole-Q, is basically due to the use of low component 
count. 
The MBF2 uses an additional active device, CCII- and also employs one 
more passive component. However, all passive components are grounded. In 
MBFl the input resistance depends upon the L-section connected at the Y-
input of CCII. However, in MBF2 signal is directly applied to Y-terminal 
insuring high input resistance. Its other performance features are similar to 
MBFl. The overall observation is that there is no appreciable improvement in 
MBF2 over MBFl, after using an additional passive component and a negative-
type CCII. 
In MBF3 the number of CCII is one more then MBF2. However all the 
three CCIIs are positive type only. The circuit once again uses all six grounded 
elements. The MBF3 provides independent control of pole frequency, quality 
factor and gain of filters. Also, it does not impose restriction on Q-values as in 
MBFl and MBF2. It may be seen that MBF3 presents important advantages of 
independent parameter tuning and realization of higher Q-values over MBFl 
and MBF2. The price paid is in the use of three CCII+ devices. 
3.6 VM Universal Biquadratic Filter using Two CCIIs 
Interest in the design of voltage mode universal biquadratic filter (UBF) 
with multi inputs and single output (MISO) [48-54] has generally the following 
advantages over the MBFs using single input and single output (SISO) 
topology: (i) realization of different filter functions from the same basic 
circuits, (ii) reduced number of active and passive components, (iii) greater 
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multifunctionality and simplicity in the design, and (iv) economical realization. 
Recently, many voltage mode UBFs with multi inputs and single outputs have 
been proposed [48-54]. The circuits of Refs [49, 52-54] have the drawback of 
use of excessive number of both active and passive components. Also, they are 
not extendable from CCII to CCCII based realizations, which have attraction of 
electronic tunability of filter parameters. The circuit of Ref [51] requires 
complex'matching constraints. 
3.6.1 Circuit description 
The proposed circuit of the MISO universal biquadratic filter [P4] is 
shown in Fig. 3.11. It uses low component count of only two low voltage DO-
CClIs, alongwith, only two resistors and two capacitors in its realization. 
Fig. 3.11.MISO universal biquadratic filter 
The filter will be shown to provide six standard responses, through appropriate 
selection of its inputs. For an ideal DO-CCII, the v-i relations are defined by: 
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/^ , = 0, V, = v^ ,, /; = +4, K = -/, (3.54) 
Routine analysis of Fig. 3.11, gives the voltage transfer function as: 
r ^ 1 1 ^ 
s'V,+s ^^^-~r^2+^K . -^R^R^C^C2 
S +5 + 
where, the characteristic polynomial, D(s), is given by: 
D{s) = s^+s-^ + ^- (3.56) 
From eqn. (3.55), various filter responses can be obtained through appropriate 
selection of the inputs: 
(i) HP-response: V4 = Vjn, V, = ¥3 = ¥3=0, 
(ii) NIBP-response: V3 - Vjn, V, = V2 - V4 = 0, 
(iii) IBP-response: ¥3 = Vj^, Vi = V3-¥4=0, (3.57) 
(iv) LP-response: VI = V2 = Vin, V3 = V4 = 0, and R, - R2, 
(v) BE-response: V, = Vj = V4 = ¥;„, V3 = 0, and R,= R2, 
(vi) AP-response: V, = V2 - V4= Vi„, V3 - 0, and R, = 2R2. 
It may be noted that the realizations of LP, NIBP and IBP responses are 
completely free from matching constraints [case (i) to (iii)]. Minor constraints 
in the case of LP, BE and AP are present, but these are also simple to satisfy 
through design. 
The pole frequency (o„) and the pole-Q of the proposed UBF obtained 
from D(s) are: 
(o=. ^ =, e= H^.— (3.58) 
3.6.2 Non-ideal analysis 
Taking the non-idealities of a and fi into consideration, the port 
relationships of DO-CCII at low and medium frequencies are given by: 
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/^ . =0, Vx=PVy^ /_=+c^ix, i^ --ah (3.59) 
Taking these non-idealities into consideration, the denominator of eqn, (3.56) 
of the transfer function is modified to: 
ly^^^^.^A^^^E^lM^ (3.60) 
Now, the filter parameters are given by: 
It is evident from eqn. (3.61), that the effect of non-idealities does not affect the 
pole-Q. However, they cause slight reduction in pole-s;^, 
3.6.3 Sensitivity study 
The sensitivities of filter parameters 6)„ and Q with respect to active and 
passive components are evaluated and are summarized below: 
C0>„ _ 1 ri<»„ _ 1 
^R^.C„a,J, = ~ " ^ ' '^R,,Cj.«2.ft ~ 2^  ( 3 . 6 2 ) 
From eqn. (3.62), it is clear that all the active and passive sensitivity figures are 
attractive, being equal to half in magnitude. This is an attractive performance 
feature of a filter. 
3.6.4 Design and simulation 
To demonstrate the performance of universal biquadratic filter, the 
circuit is simulated using PSpice. Initially the UBF was designed for /^ = 
500 KHz with a gain of unity at Q - 0.707. For R, = R2 - R = 15.9 KH, eqn. 
(3.58) yields: C| ^  28 pF and C2= 14 pF. The simulated UBF responses for LP, 
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HP, BP, BE, and AP are shown in Fig. 3.12, alongwitli, the simulated 
parameter values. This exhibits good agreement with the theory. 
500. 07 KHz 
10 KHz 30 KHz 100 KHz 300 KHz 1.0 MHz 3.0 MHz 10 MHz 30 MHz 
Frequency 
n VLP/Vi D VHP/Vi • VBP/Vi a VBEA'i • VAP/ Vi 
Fig. 3.12 The simulated UBF response at /„= 500 KHz 
The UBF was then tuned by varying the resistor R2. The BP responses 
corresponding to/o - 300 KHz,/o = 500 KHz and/; = 1 MHz at Q = 5 and HBP 
== 1 are given in Fig. 3.13, together with the simulated filter parameters. These 
are found to be in close conformity with the theory. These also exhibit 
convenient tunability of/, at a constant Q and filter gain. Also the magnitude of 
BP responses remains unchanged with the variation of frequencies. 
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1.2-1 
Simulated results 
foiBP) 
300.02 KHz 
500.07 KHz 
1.05 MHz 
Q(BP) 
4.73 
4.57 
4.46 
HBP 
1.00 
1.03 
1.04 
Gain 
500. 07 KHz 
30 KHz 100 KHz 300 KHz 1.0 MHz 3.0 MHz lOMHz 
Frequency 
Fig. 3.13 Frequency tuning of BPF at constant Q = 5 
All six standard biquadratic responses, viz, low pass, high pass, non-
inverting band pass, inverting band pass, band elimination and all pass are 
realized using a new multi inputs and single output voltage mode universal 
biquadratic filter. The filter enjoys attractive features, such as, low active and 
passive component count, low sensitivity performance, operated at low supply 
voltage of ± 0.75V. The filter was also designed and verified using PSpice with 
convincing results. 
3.7 Current Mode Realizations: First Order Filter Sections 
As has been pointed out in Sec. 1.6.2, the current mode (CM) fihers 
implemented through CCIIs have become very attractive due to their better 
linearity, simplicity, wider bandwidth, large dynamic range and low power 
consumption than their voltage mode counterparts. In this Section, a 
generalized approach is used to realize first order CM-LP/HP filters. The 
! . * » » 
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generalized first order CM filter section is shown in Fig. 3.14. It consists of 
single CCII+, alongwith, three grounded admittances. Routine circuit analysis, 
with v/i-relationships of CCII+ defined by eqn. (3.1), yields the current transfer 
fiinction as: 
/ Y 
11(8) = ' " - '^ I, Y,+Y, 
(3.63) 
J ^ 
0^  K 
Y 
CCII+ Z • • — • 
y, 
Fig.3.14 Generalized first order Current mode section 
3.7. / Realization of LP and HP filters 
Next the realization of low pass and high pass filters [P3] is considered 
as given below. 
Low pass filter: If we select, Y^= —, 7^  = sQ , andF, = —, then it results in 
R^ R^ 
the realization of low pass filter shown in Fig. 3.15, having current transfer 
fiinction: 
T,,(s)==i = - " * & 
/, s + \/RjC^ (3.64) 
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h v.. 
/?3< ^C^ 
>R, 
Y 
X 
CCII+ Z 
L 
Fig.3.15 First order low pass filter 
High pass filter: With the component selection as: Y^=sC^,Y^- sC^, and 
fj = —, a high pass filter is realized, as shown in Fig. 3.16. Its current transfer 
function is given by: 
/, s + llR^C^ 
(3.65) 
Fig.3.I6 First order high pass filter. 
In both the realizations, the pole frequency and filter gains are: 
co„ 
1 R. 
RjC^ 
, //,;.=-f-and W ^ = £ L 
K C, 
(3.66) 
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From eqn. (3.66), it can be seen that the gain of low pass and high pass filter 
can be tuned independently through Ri and Cj, respectively, without disturbing 
the pole frequency. 
3.7.2 Non-ideal analysis 
Consider the non-ideal CCII characterized by the frequency independent 
current transfer factor ' a' and voltage transfer factor ' / ? ' for low to medium 
frequency applications. Taking these non-idealities into account, the analysis of 
the circuit of Fig. 3.15 and Fig. 3.16 still yields standard low pass and high pass 
current transfer functions, as given by: 
a/3 
(3.67) T,A^)-
Tnpis) --
Rfi, 
1 
s + 
saf3C^ 
c. 
1 
s + 
(3.68) 
R^C^ 
The non-ideal filter parameters are given by: 
It may be noted from eqn. (3.69) that only the filter gains get affected by the 
non-idealities and are slightly lowered. No effect is seen on pole fi"equency- (o^, 
which is an attractive feature. 
3.7.3 Sensitivity study 
The sensitivities of filter parameters are evaluated with respect to active 
and passive elements. These are given as: 
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«v('. -u 5;, H,,. :M,j- S""'- = -S"'"- - 1 , 
a,/? ^a,/? (3.70) 
It is evident from eqn. (3.70) that all the sensitivity figures are found be equal 
to unity in magnitude. Hence the proposed current mode circuits have 
reasonably low sensitivity performance. 
3.7.4 Design and simulation 
To evaluate the performance of the circuits shown in Fig. 3.15 and Fig. 
3.16, PSpice simulation is used. The low pass and high pass filters are designed 
for/o = 500 KHz and with a gain of unity. The designed values are: Ci = C2 - C 
= 76 pF and Ri = R3 = R==4.19KQ. The simulated LP and HP responses are 
shown in Fig. 3.17. The simulated value of cutoff frequency is found to be 
500.06 KHz, which exhibit close agreement with design. 
1,2-
0.8-
0.707 
Gain 
0.4-
• "^  i 1 ; • • • • • • • • ' • • • • . . 1 
Simulated results 
fJKHz) 
500.06 
HLP 
1.00 
HHP 
1.01 
0 
30 KHz 
500. 06 KHz 
300 KHz l.OMHz 3.0MHz lOMHz 100 KHz 
"VHP/Vi "VLP/Vi Frequency 
Fig. 3.17 Frequency responses of LP and HP filters 
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The values of input and output impedances are given in Table 3.4. These 
have, Rjn « Rout, thus exhibiting convenient cascadablity of the proposed DBF 
circuit. 
Table 3.4 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
39.7 KQ 
31.7MQ 
The first order low pass and high pass filters with high output 
impedance use only one CCII+ alongwith all grounded components, which is 
attractive for IC implementation. These can be used to realize higher order low 
pass and high pass filters. It also has the advantages of low sensitivity, low 
component count and use of low supply voltage.' 
3.8 CM High Output Impedance UBF using MO-CCIIs 
The design of current mode universal biquadratic filters (UBF) with 
single input multi output (SIMO) and multi input single output (MISO) have 
received considerable attention due to their high performance, simple design 
and greater functional versatility in signal processing applications [58-67]. 
Several circuits for the realization of universal filters having single input multi 
output (SIMO) current transfer functions have been reported in the literature 
[58-67]. The SIMO current mode universal biquads in [60, 61, 62], requke four 
current conveyors. In [59], SIMO current mode UBF is proposed using three 
multiple outputs second generation current conveyors (MO-CCIIs), one OTA, 
two grounded resistors and three grounded capacitors. In [64], the current mode 
SIMO uses three MO-CCIIs, two grounded resistors and two grounded 
capacitors. In Refs. [59 and 64], capacitors are connected at X-terminal of the 
MO-CCIIs. The current conveyor based filters with X-terminal loaded by a 
capacitor do not exhibit good performance at high frequency due to the effect 
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of the parasitic resistance R^^ [34]. The SIMO universal biquads in [61, 65], 
use four current controlled conveyors and two floating capacitors. Recently in 
[66], a current mode SIMO UBF is presented employing three MO-CCIIs and 
six passive components, out of which one is floating. In [67], a CM 
multifunctional filter is realized using universal current conveyors with large 
number of active and passive components. Thus, all the mentioned CM UBFs 
suffer from large component count. 
3.8.1 Circuit description 
In this Section, a novel current mode universal biquadratic filter with 
single input multi output using low voltage MO-CCII is considered. The filter 
circuit is simple in structure and is shown in Fig. 3.18. 
MOCCll z: - / . 
~'X. ^2 MOCCll 
X, z;' •i,P 
Fig. 3.18.CM MO-CCII based UBF 
It consists of only two MO-CCIIs, along with, two grounded capacitors, and 
two grounded resistors. The circuit presents active and passive component 
minimization over the available CCII-based universal filters [56-67]. Analysis 
of the circuit yields the following current transfer functions: 
T,As) = 'LP 
'IN 
R^ iVj CIC 
D(s) (3.71) 
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7^.^^ = — = - ^ (3.72) 
s'+-
TsA^)=^- T^T^ (3-73) 
where, the denominator is given by. 
_ „2 ^ 1 D(s) = s'+^-+ (3.74) 
From eqns. (3.71), (3.72) and (3.73), it is seen that inverting low pass, 
inverting band pass and non-inverting band elimination responses are realized 
at the three outputs of the circuit. Non-inverting high pass filter is realized just 
by adding the high impedance outputs, ILP and IBE. Also, an all pass filter 
response is realized by connecting the high impedance outputs, IBP and IBE- The 
realized high pass and all pass filter responses, respectively, are given by the 
following equations: 
THM~-^, (3-75) 
1 S I 
s + -
,-IAP _ ^\C\ R^R2C^C^ 
TAs)=Y^ = ' ' 7 " ' ^ (3.76) 
The pole frequency and the quality factor of the filter, obtained from the 
characteristic polynomial, D(s), are given by: 
^o=J , Q= 3 ^ (3.77) 
iR,R,c,c/ ^ ^jR^c, 
3.8.2 Non-ideal analysis 
Taking the non-idealities or, and/?., /= 1 and 2, into consideration, the 
current transfer functions of the UBF are given then by: 
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ttxCClfixPl 
socA 
D'{s) 
(3.78) 
(3.79) 
2^ , cc.a^.p^ 
' UN D\s) 
s' 
D'(s) 
j2 5 « l A 1 (^if^lPlPl 
R\C\ /v,/?2C|C2 
Z)'(^) 
(3.80) 
(3.81) 
(3.82) 
and 
2 ^a,>9, a^a^Py^Pj D'{s) = s'+^^^^^^^+ '"^''^' (3.83) 
where the pole frequency (co^) and the quaUty factor (Q') of the filters 
obtained from D'(s), are given by: 
^, MA, Q.^mEiK (3.84) 
At low to medium frequencies ( / <10 MHz), the circuit continues to 
provide standard second order responses. The pole-<»^  is slightly lowered, but 
the pole-Q remains unaffected by the non-idealities. 
3.8.3 Sensitivity study 
The sensitivity of the filter parameters are evaluated with respect to 
active and passive elements and are summarized as: 
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ri(U„ Q 
«2 , ( • , , « , ,,3, (3.85) 
which are seen to be equal to half, in magnitude. This shows the attractive 
sensitivity feature of the UBF. 
3.8.4 Design and simulation 
To demonstrate the performance of CM universal biquadratic filter, the 
circuit is simulated using PSpice. Initially the CM UBF is designed for a pole 
frequency (/„) = 1 MHz with unity gain and Q = 0.707 (Butterworth response). 
For C, = C2 = 11 pF, eqn. (3.77) yields Rj = 10 KQ, and R2 = 20 KQ. The 
simulated LP, BP, HP, BE and AP responses, of the UBF are shown in Fig. 
3.19, alongwith, the simulated parameters. The simulated value of / ,= 1.06 
MHz. These show good agreement with the designed values. 
1.2 
Gain 
X(MHz) 
1.06 
QBP 
0.705 
Simulated results 
QBE 
0.703 
HLP 
0.99 
HBP 
l.OD 
HHP 
1.00 
HBE 
0.99 
HAP 
1.01 
30 KHz 100 KHz 300 KHz l.OMHz 3.0MHz 
0 ILP/ UN a IHP/ IIN • IBP/IIN D IBE/ IIN a lAP/ IIN 
Frequency 
Fig. 3.19 The simulated UBF response at /^= 1 MHz 
lOMHz 30MHz 
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The frequency tuning of the BPF response at a constant Q of 5 and HBP 
of unity is next investigated by changing the center frequency (/^)of the band 
pass realization through resistor R2. The BP response curves corresponding to 
/o = 300 KHz,/o = 500 KHz, and/o = 1 MHz are given in Fig. 3.20. These 
exhibit convenient tunabiUty of the filter. 
Simulated results 
fo (BP) 
300.02 KHz 
500.06 KHz 
1.06 MHz 
Q(BP) 
4.68 
4.56 
4.48 
HBP 
1.00 
1.01 
1.03 
Gain 
30 KHz 
500 06 K.HZ 
100 KHz 300 KHz 1.0 MHz 3.0 MHz lOM Hz 
Frequency 
Fig. 3.20 Frequency tuning of BPF at Q = 5 
The values of low input and high output resistances are given in Table 
3.5, which show Rjn « Rout- This confirms convenient cascadablity of the 
proposed CM UBF in cascade synthesis for higher order filters. 
Table 3.5 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
6.3Q 
41.2AfQ 
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A novel universal CM UBF is realized using two low voltage MO-CCIIs 
and a minimal count of all grounded passive components. This suits IC-
fabrication. The proposed filter has high output and low input impedance, 
which enables its direct cascading in current mode operations. It realizes high 
order low pass, band pass, high pass, band elimination and all pass filter 
responses without requirement of matching conditions. Also, the UBF has the 
advantages of low sensitivity, low component count and operation at low 
supply voltage of ± 0.75V. 
3.9 Higher Order CM Filters 
There are many applications that utilize first order and second order 
filters as basic building blocks to synthesize various higher order active filters. 
Since a higher order filter requires a large number of active elements, 
minimizing the number of CCIIs, has its obvious advantage of low cost and 
low power consumption. The high order filters of any order (n) can be realized 
by cascading the lower order filter sections in a non-interactive cascade. 
3.9.1 Realization of fourth order LP and HP filters 
Current mode low pass or high pass filter of any order (n) [68, 69, 70] 
can be obtained by cascading n-identical first order sections. Consider the 
realization of nth order low pass filter. If Ti(s), T2(s) and Tn(s) are the current 
transfer fiinctions of non-interactive first, second, ... and nth section of CM 
low pass cascaded network, then nth order (n) low pass filter can be realized, 
whose transfer function is given by: 
ns) = ^ = T,{s)T,is) Us) (3.86) 
The transfer function for nth order LP filter is given as: 
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Similarly, the transfer function for nth order HP filter is given as: 
T„As)^- -r^^, (3.88) 
Now consider the realization of fourth order low pass filter [P3]. It can 
be obtained by cascading four identical sections of Fig.3.15, For C2 = C and Ri 
= R3 = R, the transfer function of [P3] is given by: 
^ - r , / ( 5 ) = ^ (3.89) 
RC R^C' R'C R'C 
where o)=— (3.90) 
" RC 
It can be noted that the identical first order low pass sections are used to realize 
high order LP filter. Similarly the 4'*' order high pass filter transfer function can 
be obtained and is given by: 
ijL^T„;is) = r ^ (3.91) 
L "' ' , 4^' 65' 4;r I S + + - ^ r - ^ + .. , +• RC R^C^ R^C^ R'C' 
The pole frequency (coj of the high pass filter is given as: 
Q)^=URC (3.92) 
3.9.2 Design and simulation 
To evaluate the performance of the fourth order low pass filter, it is 
simulated using PSpice. The circuit of low pass filter is designed for fo = 2.5 
MHz. The designed values are C = 16 pF and R = 3.97 K Q . The simulated 
fourth order LP responses are shown in Fig.3.21 with a simulated cutoff 
frequency of 2.501 MHz. It exhibits a good agreement with the theory. 
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Figure.3.21 Frequency response of fourth order low pass filter 
The proposed CM fourth order low pass fitter is obtained by cascading 
non-interactive first order low pass filters described in Sec. 3.7 without 
requiring additional buffers. It employs all grounded components. It also has 
the advantages of low sensitivity, high fi-equency performance, and operation at 
low supply voltage of ± 0.75V. The theoretical and simulation results confirm 
the practical utility of the proposed circuits. 
3.10 Sixth Order Butterworth Filters Using CM UBF 
The current mode universal biquadratic filter presented in this Chapter 
provide non-interactive block with low input and high output impedances. 
These can be directly cascaded in the CM signal processing, without using 
additional current followers, to realize higher order filters. Thus it is possible to 
realize n* order filter by cascading n/2-biquadratic filter sections for even n, 
and (n-l)/2-biquadratic sections, along with, an additional first order section for 
odd values of n. 
3.10,1 Realization of sixth order LP and BP filters 
Here we consider the realization of 6"' order Butterworth low pass filter 
using three CM UBF considered in Sec. 3.8 (Fig. 3.18). The normalized 
86 
Butterworth transfer function for the resulting 6th order CM low pass filter is 
given by [70]: 
T(s) = — ^- -, (3.93) 
(5'+ 1.932s +1)(5'+1.4145 + l)(s^+0.5185 +1) 
The normalized pole frequency is at o)^=l. The transfer function can be de-
normalized by replacing S -^s/co^ to give the required sixth order filter 
function at given pole- co^and pole-Q. The pole-Q of an individual biquadratic 
filter section is simply the reciprocal of the coefficients of s in eqn. (3.93) [70]. 
The values of Q are 0.518, 0.707, and 1.932, respecfively, for the three UBF to 
be cascaded. The UBF can be designed using these values of Q and for a given 
pole frequency. It is seen that no additional buffers are employed in the 
realization. The filter's pole frequency o)^ and the quality factor Q of the 
current mode MO-CCII-based UBF are given by: 
6}„=] ^- , Q= p ^ L (3.94) 
3.10.2 Design and simulation 
To evaluate the performance of the sixth order Butterworth low pass 
filter, it is simulated using PSpice. The circuit is designed for a /,=1 MHz. 
Equal valued capacitors are selected for convenience and are assumed to be 
equal to 15.9 pF each. The resistors for each section are designed to satisfy eqn. 
(3.94). The designed values for each section are given below. 
Section-I: R, = 5.18 KQ, ^^  = 19.32 KQ, for pole Q = 0.518 
Secfion-II: R, = 7.076 KQ, i?^  = 14.15, for pole Q = 0.707 
Section-Ill: i?, =19.31 KQ, i?^  =5.18 KQ, for pole Q - 1.932 
The resulting theoretical and simulated firequency response curves for the sixth 
order low pass filter are plotted in Fig. 3.22 (a), also in DB in Fig.3.22 (b). 
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Fig.3.22 (b) Frequency response of sixth order CM LPF in DB 
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It is seen that the simulated pole frequency of 1.04 MHz, is obtained from 
the simulation, which verifies the design. Figure 3.22 (b) gives the stop band 
attenuation of 120 DB/decade, verifying the 6'*' order low pass response. 
Through the entire range, the simulated and theoretical responses overlap, 
showing close agreement with theory. 
The proposed circuit can also be used to realize other higher order 
responses, such as, band pass, high pass and band elimination filters, through a 
simple electronic switching arrangement [140], for selecting the desired 
response of the DBF. The result of the 6th order band pass filter is shown in 
Fig. 3.23 (a), with a simulated pole frequency /„=1.02 MHz and a pole Q of 
1.84. The same response in DB, is also shown in Fig. 3.23 (b). The slopes 
below/„ and above Xare each 60 DB/decade, thus verifying the 6* order band 
pass response. At the pole frequency f^=\ MHz, the gain is equal to unity. 
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Fig.3.23 (a) Frequency response of sixth order CM BPF 
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Fig.3.23 (b) Frequency response of sixth order CM BPF in DB 
The MO-CCII based current mode universal biquadratic filter is used to 
realize sixth order low pass and band pass responses by cascading biquadratic 
filter sections, viz., UBF of Sec. 3.8, without using any additional current 
followers. The proposed circuit also has low sensitivity, low component count, 
using low supply voltage of ± 0.75V. 
3.11 Conclusion 
This Chapter is concerned with the realization and study of some novel 
good performance voltage mode and current mode multifunctional filters using 
second generation current conveyors (CCIIs) as the active device. The first half 
of the Chapter focuses on the biquadratic voltage mode filters. In all the 
multifunctional biquadratic filters (MBFs) considered in the Chapter, the filter 
realizes standard LP, HP and BP responses through component selection (R's, 
C's) for realizing the said responses. A comparative study is also included for 
the three MBFs. It is found that MBF2 has no significant advantage over 
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MBFl, in spite of using one additional active and passive device. The 
advantage of MBF2 is in terms of using all grounded passive components and 
having unconditional high input impedance. Both suffer from lack of 
independent tuning and realization of low Q values. MBF3 uses an additional 
e c u over MBF2, but enjoys better tunability and no restriction on Q values. 
All the three realizations are found to have low sensitivities. They are also free 
from matching requirements. In the filters, mostly, grounded passive 
components are used, which is attractive in IC fabrication. 
A new VM universal biquadratic filter (UBF) is given using two DO-
CCIIs and four passive components. By UBF, it is implied in the thesis that the 
circuit realizes all five standard second order responses viz., LP, HP, BP, BE, 
and AP. The circuit enjoys attractive low sensitivity property and either the 
matching conditions are absent or easy to satisfy practically in the realization of 
various responses. Also, the circuit does not impose any limitation on the 
realization of high Q values. 
Next, the remaining part of the thesis proposes the study of CCII-based 
current mode realizations of first order sections and an UBF. From a general 
topology, first order LP/HP filter sections are obtained through component 
selection. Sensitivity studies are found to be attractive. The realization scheme 
of current mode multioutput CCII-based UBF is suggested. It is used in the 
realization of five standard biquadratic responses, without requirements of 
matching constraints. The circuit also has attractive low sensitivities. The 
Chapter includes the realization of higher order CM filters using the attractive 
cascadablity properties of the CM filters already studied in the Chapter. This is 
demonstrated through the realization of fourth order LP and sixth order LP and 
BP fitters. 
In conclusion, it may be mentioned that the Chapter considers VM and 
CM filter realizations with attractive properties. All the circuits use either 
completely or mostly grounded passive components. The realizations of ideal 
response are free from strict matching constraints. The sensitivities are found to 
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be reasonably low in all the circuits. Some of the circuits are also studied 
considering non-idealities of the active device. In general it is seen that below 
10 MHz, the non-idealities do not have serious effects on the circuit 
performance. All the suggested realizations are put to verifications through' 
simulation using OrCAD-10 PSpice. The results in all the cases are found to be 
in conformity with the theory. 
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CHAPTER 4 
ELECTRONICALLY TUNABLE INTEGRABLE 
CCCII-BASED ASP CIRCUITS 
4.1 Introduction 
As already studied in the previous Chapter, current conveyor (CCII) 
based realizations have gained significant popularity in analog signal 
processing applications as they provide simple and attractive CCII-RC circuits 
for voltage mode and current mode operations. These circuits also exhibit 
reliable high frequency performance. However, the requirement of precise R 
and C components and the non availability of electronic tunability make their 
implementation unsuitable in the complementary monolithic technologies. To 
overcome this problem. Current Controlled Conveyor (CCCII), implemented 
using the mixed translinear loop, has been introduced [19]. The intrinsic 
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resistance,/?;, = - ^ , in Bipolar [19] and R^ = - ^ in MOS/CMOS [75] of 
the CCCII is used to minimize the conversion error and provide tunability and 
parameter adjustability through bias control current (/„) [18-22]. Also, the non-
ideality (i?^) of the device can be utilized to advantage in the design by 
eliminating/reducing the requirement of physical R's, and in many cases, 
making the realization completely active-C. Such circuits may be fabricated in 
monolithic CMOS form with electronic tunability. 
This Chapter* presents some novel analog signal processing circuits based 
on current controlled conveyor. In Sec. 4.2, the realization of a novel 
electronically tunable temperature insensitive current mode analog 
multiplier/divider circuit is given, which uses only active devices. The 
proposed all active circuit employs only two CCCIIs without requiring 
matching constraints. Section 4.3 is devoted to the realization of novel CCCII-
Authors' paper [P5] [P6] [P7]are based on the material presented in this chapter 
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based ideal grounded inductance simulator (GIS). The proposed GIS uses two 
Cecils, alongwith, a grounded capacitor and also without matching 
constraints. This makes it attractive for IC implementation. Section 4.4 presents 
a new circuit realizati^ on of component multiplier employing CCII and CCCII. 
It is then extended to realize low component CCCII-based ideal grounded R-
multiplier. The proposed circuits provide convenient tuning of the R and C 
values with the bias control current (IJ. In Sec. 4.5, the realized inductance 
simulator of Sec. 4.3 is used in the realization of an MBF, without the 
requirement of component matching. In the next Section, a novel canonical 
VM universal translinear-C biquadratic filter (UBF) is given. The realized filter 
gives all standard biquadratic responses through appropriate selection of inputs. 
In an IC version, this may be done through a simple electronic switching 
arrangement. Section 4.7 gives the realization and study of electronically 
tunable higher order current mode Butterworth low pass ladder filter, based on 
inductance simulation approach. PSpice simulation results are included in 
support of the theory. Finally, conclusion is given in Section 4.8. 
4.2 Temperature Insensitive CM Analog Multiplier/Divider 
Analog multipliers and dividers are important nonlinear building blocks 
and are widely used in control, instrumentation, signal processing and 
telecommunication systems. As discussed earlier the CM circuits have been 
receiving growing interest due to their well known advantages. In the literature 
[82-88], different methods and techniques have been used for the realization of 
analog multiplier/divider circuits. Realization of analog multiplier/divider, 
implemented through CMOS structures is used in Refs [83, 84]. Another 
technique for designing such circuits is based on the use of various active 
devices [82, 85, 86, 87, 88]. In [82, 87], VM CCII-based and CFA-based 
analog multipliers/dividers are realized using large number of active and 
passive elements. In Ref [86], OTA-based circuit is given, which suffers from 
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limited output voltage swing. The CCCII-based circuits are given in [85, 88]. 
Ref [85] gives the realization of multiplier/divider circuit. It requires four 
inputs for the two quadrant multiplier alongwith a matching condition. In [88], 
only an analog multiplier realization is given, which employ a single CCCII 
and passive resistor in its realization. 
It may be seen that although a wide variety of multipliers/dividers exist, 
they suffer from specific drawbacks and scope is present for finding more 
attractive circuits. An all-CCCII multiplier/divider is considered in this Section. 
4.2.1 Circuit description 
The circuit of a novel temperature insensitive current mode analog 
multiplier/divider is shown in Fig.4.1. It consists of only two CCCIIs and does 
not require any passive components in its realization. For the CCCII+, the v-i 
relations are defined by: 
/ ; -0 ,v ,=v^+/ , /? , , /, =±z; (4.1) 
where R^ (=14.96/yfl^), is the intrinsic resistance for CMOS implementation 
of CCCII of Ref [75]. Routine analysis of the circuit yields the output current: 
h.,-±~^ = ±K.I,„ (4.2) 
For the multiplier, its multiplication factor {K^)is, given by: 
K„.=^f- (4.3) 
For the divider, the division factor ( AT^ ) is given as: 
^.=7- (4.4) 
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Fig. 4.1 Temperature Insensitive CM multiplier and divider 
It may be noted that the non-inverting analog multiplier/divider circuit is 
realized, if the input of first CCCII is connected to negative output terminal 
(Z,"), as shown in Fig. 4.1. The inverting analog multiplier/divider can also be 
obtained, by coimecting the input of first CCCII to positive output terminal 
It is evident from eqns. (4.2), (4.3) and (4.4) that the circuit can perform 
multiplication of /,„ by varying ^ ^ with / „ , while keeping the 
current/„_ constant. Also, it realizes divider by varying A:^  with/^ ,^ keeping the 
current /„^  constant. The important feature of this circuit is that it is an all-
CCCII realization, without using passive components. It is also to be noted that 
since K is in the form of bias current ratio, the thermal voltages of the CCCIIs 
get cancelled and the output current becomes insensitive to temperature 
variations. 
4.2.2 Non-ideal analysis 
Here we consider the frequency effects and parasitic effects of analog 
multiplier/divider circuit. 
(a) Frequency effect 
Taking the frequency dependent a{s) and p{s) into consideration, as 
discussed in Sect. 2.3.2, the analysis of the circuit of Fig. 4.1 yields 
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/ „ „ , - ± ^ 4.5(b) 
It is clear from eqn. (4.5), the output current has two extra poles and two zeros 
due to single pole roll off model of the CCCII. It is evident, that in integrated 
Cecils, inherently matched device characteristics are obtained, i.e.,(o^, = m^-^, 
^p\ - ^pi' ^'^'^ ^^ so «, = Qjj, Pi= Pj- Hence, pole/zero cancellation take place 
and the output current has negligible affect of the non-idealities at higher 
frequencies. 
(b) Parasitics effects 
Taking the non-idealities, due to parasitics and frequency independent 
current ratio and voltage ratio of the CCCII into consideration, the analysis of 
the circuit of Fig. 4.1 yields the output current: 
/ . , = ± 'hM>DLL.^ 4.6(a) 
where Rp = Ry^ II Ry^ II R^i and Cp = Cj., ^Cy^ +C2, 
It is seen that at very high frequency a single pole (low pass) characteristics is 
exhibited. However, taking into consideration, the approximate range of the 
parasitic values involved in eqn. 4.6 (a), at low to medium frequencies (around 
lOMHz), eqn. 4.6 (a) modifies to: 
io.=±"'^'Y- 4.6(b) 
This for either a ,s and^,s reduces to the ideal expression given in eqn. (4.2). 
4.2,3 Sensitivity study 
The active and passive sensitivities of the output current (/„„,) of Fig.4.1 
are evaluated and are summarized below: 
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',„./,. 
1 cK„„ __ _ 1 (4.7) 
All the sensitivities are found to be reasonable and unity in magnitude. 
4.2.4 Design and simulation 
The performance study of the circuits presented in this Chapter were 
carried out through PSpice simulation using MO-CCCII [75], in O.Sfim CMOS 
process with VDD= -VSS~ Ivolt, as discussed in Sec. 1.5.2. 
A. The multiplier: 
The inverting and non-inverting multipliers were simulated. Their output 
current (/„„,) were plotted against the input current (/,„) swept in the range of 
±100 juA keeping /„ (= 10/i4) constant. A family of curves are obtained for 
the inverting and non-inverting multipliers shown in Figs. 4.2 (a) and 4.2 (b), 
respectively at various multiplication factor Km (= hJh,) of 2 (= 
20;i4/10;i4), 4 (= 40//^/10/i4) and 6 (= 60/^/10/^^). 
800uA 
400uA 
/ . lOuA 
-400uA -
-800uA 
-lOOuA -80uA -60uA -40uA -20uA OA 
lin 
20uA 40uA 60uA 80uA JOOuA 
Fig. 4.2 (a) DC transfer characteristics for inverting multiplier function 
98 
800uA 
400uA 
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/ = lOuA 
-800uA 
-lOOuA -80uA -60uA -40uA -20uA OA 20uA 40uA 60uA 80uA lOOuA 
lin 
Fig. 4.2 (b) DC transfer characteristics for non-inverting multiplier function 
As expected, straight lines of desired slopes are obtained with the common 
intersection at point P corresponding to /,„ = /„„, =OjuA. It is evident that as the 
numerator current /„ increases the output current /,^ „, also increases. The 
output current is multiple of input current with the variation of /,, at 
constant/,, 
In another simulation, the multiplier was tested by multiplying a 
triangular waveform of peak values of ± 100 juA by a factor of 2 and 4 by 
keeping the current/,, constant at 10juA. Figs. 4.3 (a) and 4.3 (b), respectively, 
show inverting and non-inverting responses, i.e., the output current /„„, is seen 
as a product of input current multiplied by a factor of 2, and 4, corresponding 
to the bias control current /„ (= 20juA, and 40juA). 
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-400uA 
Fig 4.3 (a) transient response of inverting multiplier circuit 
at /„, =20/^4 ,40//^ for/„_ =10/^4 and !,„.= 100/i4(pk) 
400uA 
200uA -
'out 
-200uA 
-400uA 
Os 5us lOus 15us 20us 25us 30us 35us 40us 
lin Time 
Fig 4.3 (b) transient response of non-inverting multiplier circuit 
at /„, =20/i4 ,AOfjA for/„^ = 10/^4 andl,n= 100/x4(pk) 
B. The divider: 
The DC transfer characteristics for the inverting and non-inverting 
divider, shown in Fig. 4.4 (a) and 4.4 (b) respectively were plotted. These give 
/A\ '^" / 
A / -20uA A 
y\ "2 / I 
I 
"2 
Y 
- 40uA A 
/ A 
—T 1 7 
100 
the variation of the output current /„„, against the input sweep current (Ii„) at 
different dividing factors K,{= I^JI„^)of 0.1 (10/^4/100^) and 0.2 
(20/i/4/100/i4) with /^ ^ held constant at XQQjuA. The results show linear 
variation, as expected. 
1 .OmA" 
0.5mA 
-0,5mA 
/ „ . 1 0 U A ( A : ^ = 0 . 1 ) 
/ „ , 2 0 U A ( A : J = 0 . 2 ) 
-1.0mA 1 \ 1 1 : r -
lOOuA -80uA -60UA -40UA -20UA OA 20UA 40UA 60UA 80UA lOOuA 
Fig. 4.4 (a) DC transfer characteristics for inverting divider function 
l.OmA 
0.5mA 
-0.5mA 
-I.OmA T f— 
-lOOuA -80uA -60uA -40uA -20uA OA 20uA 40uA 60uA 80uA lOOuA 
Fig. 4.4 (b) DC transfer characteristics for non-inverting divider function 
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For the divider circuit, the divider operation was performed by dividing the 
triangular waveform at (/^ ^ = 100/^4) by a factor of 2, and 4 shown in Figs. 4.5 
(a) and 4.5 (b), respectively. 
lOOuAl 
50uA" 
lout 
OA-
-50uA • 
A/''" / V A 
• 1 T 
/Uo, 
1 
= 80uA A^ "' 
— 1 — 
.40uA / \ 
T • 1 } 
Os 5 us lOus 15us 20us 25us 
Time 
30us 35us 40us 
Fig 4.5 (a) transient response of inverting divider circuit at 
/„ = 40 /i4 ,%OjuA for constant /„ (= 20 /x^) and Iin of (pk) = 100 /i4 
lOOuA 
50uA 
-SOuA 
-lOOuA 
5us lOus 15us 20us 25us 30us 35us 40us 
Time 
Fig 4.5 (b) transient response of non inverting divider circuit at 
/„ = 40/i4 , 80 /i4 for constant /„ (= 20 /i4) and hr,= \QO juA (pk) 
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The high frequency performance of multiplier/divider circuit was 
verified by frequency response of the output current/„„, at K^ = 1 and 2 (by 
changing/„) and keeping the input current /,„ = 100 juA (constant). The 
frequency response for non- inverting multipliers is plotted in Fig. 4.6. 
600uA 
400uA 
200uA 
Simulated results at /„ = 10 z/ A 
/„, (/"A) 
]OjUA 
20jUA 
low(uA) 
100.02 
200.01 
Frequency 
30.9 MHz 
29.8 MHz 
/ =10uA 
" i 
Constant 
100.02 uA 
30.9 MHz 
100 KHz 300 KHz l.OMHz 3.0MHz lOMHz 30MHz lOOMHz 300MHz l.OGHz 
Frequency 
Fig 4.6 Frequency response of non inverting multiplier circuit at constant 
/„ = 10/i4 andl,n=100//^ for /„,= \0^ ,20/JA 
It is evident that the output current /„„, is found to be constant up to the 
frequency range of 30.9 MHz and 29.8 MHz, corresponding to/„„, is equal to 
100.02 fjA and 200.01/^4, respectively. The non-idealities have negligible 
effects over a wider frequency range. At higher frequencies low pass response 
is obtained, as discussed in Section 4.2.2. 
A simple active only, current mode temperature insensitive 
electronically tunable analog multipliers / divider circuit has been given and 
studied. The proposed circuit can perform ideal multiplication and division, 
without requiring any matching constraints. The performance of the analog 
multiplier and divider circuit was verified through P Spice simulation with 
convincing results. The circuit is found to have excellent high frequency 
performance. It also has the advantages of low component count, low 
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sensitivity and low supply voltage operation, as compared to available 
references in the literature [82-88]. 
4.3 Realization of Ideal Grounded Inductance Simulator (GIS) 
Inductance simulation based on CCCII, has been a topic of keen interest 
for analog designers. In reference [21], CCCII-based non-ideal grounded 
inductance is reported, which is used in the realization of band pass filter from 
an RLC-prototype through L-replacement scheme. In 2004, Gift [74] proposed 
a circuit to realize non-ideal simulated inductor using operational conveyors, 
however it has the disadvantage of large component count and lack of 
electronic tunability. 
4.3.1 Circuit description 
Fig. 4.7 shows the circuit of a novel tunable ideal grounded inductance 
simulator (GIS) [P5] using two current controlled conveyors (CCCIIs) and a 
grounded capacitor. It is obtained from the scheme of Reference [71]. Using 
the 
v-i relations defined by eqn. (4.1) for the CCCII+, routine analysis of the circuit 
yields input impedance: 
Z„(.) = 5C/?,,R,^  4.8(a) 
Z,„{s)^s^LQc^ 4.8(b) 
where Leq is the equivalent inductance given by: 
Leq=C/?,,R,^ (4.9) 
For/?, -R ,^=R„ 
Z ^ ^ . C R . ^ . f i i ^ C (4.10) 
o 
Eqns. (4.9) and (4.10) show that an ideal grounded inductance is realized, 
which can be tuned through bias control current (/„). 
104 
I. 
v.„ 
^,„(^) 
' 
h. 
\ 
z; Y, 
CCCII 
z; X, 
Vs 1 
io. 
' 
Y, z; 
CCCII 
X2 Z-j, 
^ L 
V2 
c. 
Fig. 4.7 CCCII based ideal grounded inductance simulator 
4.3.2 Non-ideal analysis 
Taking into consideration the non-idealities of CCCII mentioned in Sec. 
2.3.2, for low to medium frequencies, eqn. (4.1) can be expressed as: 
i^=0,v^=Pv^+i^R^, i^=ai, (4.11) 
Analysis of the GIS using eqn. (4.11) yields the input impedance as: 
For i?^  =R, =R, 
sCR R^ 
Z>M = V^=sLeq 
L = — ^ ^ = C- ^^ -^^ J^-
(4.12) 
'^ a^oc^PA ^o«i«2AA 
(4.13) 
where the eqn. (4.13), clearly shows L- enhancement due to frequency 
independent non- idealities. 
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4.3.3 Sensitivity study 
The passive and active sensitivities of the inductor are evaluated and are 
found to be reasonably small. These are summarized below: 
(4.14) C^-«9 _ 1 
From eqn. (4.14) it is clear that all the active and passive sensitivity figures are 
reasonable being equal to unity in magnitude. 
4.3.4 Design and simulation 
The performance of the grounded inductance simulator (GIS) was 
verified through PSpice simulation. The high frequency performance of CCCII-
based ideal grounded inductor of Fig.4.7 was verified by designing it for 
,^==4,"= 0.65//A, corresponding to R^^ =R,^ =R,= 18.5 KQ and C = 12 pF. 
The theoretical value of Lgq obtained from eqn. (4.10) is 4.8 mH. The resulting 
frequency response is shown in Fig.4.8. It gives the simulated value of Leq = 
4.81 mH, which remains constant over a frequency range of about 2.8 MHz. 
The value of Leq depicts a LP characteristic. It may be noted that in Ref [74], 
the frequency range is only 30 KHz, which show reliable high frequency 
operation of the proposed circuit. 
lOmH 
5mH"— 
0 
Theoretical Leq 
4.8 mH 
Simulated / , 
4.81 mH 
100 KHz 300 KHz l.OMHz 3.0MHz 
Frequency 
lOMHz 
Fig.4.8 Frequency response of CCCII-based simulated inductor 
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The proposed inductance simulator is realized using low component 
circuit with Current Controlled Conveyor (CCCII), alongwith, a single 
grounded capacitor. The circuit is free from matching constraints and enjoys 
attractive features of electronic tunability, low active and passive component 
count, low sensitivity performance, wide frequency range of operation and use 
of low supply voltage. The use of only CCCII and grounded passive capacitors 
is attractive for monolithic CMOS implementation. 
4.4 Realization of Component Multipliers 
Component multipliers find wide applications in the realization of large 
R- and C-values in ICs, as well as, for convenient wide range tuning of filters 
and oscillators [78-80]. Multiplier circuits using Operational Transconductance 
Amplifiers (OTAs) [78-80] enjoy electronic tunability, but suffer from limited 
output voltage swing and operating range. Second generation Current 
Conveyors (CCII's) can provide wider bandwidth and better accuracy than 
OTA-based circuits, but lack electronic tunability. In this Section, a new circuit 
configuration of an ideal grounded R and C multipliers is proposed, which 
consists of a CCII, a CCCII, alongwith, two grounded passive components. 
This generalized circuit can be used to obtain R and C multipliers which have 
convenient tuning of multiplication factor with bias control current (/„). It is 
easily extended to realize low component CCCII-based ideal grounded R-
muhiplier. 
4.4.1 Realization ofR/C Multipliers 
The proposed generalized circuit for R/C- multiplier [P6], shown in Fig. 
4.9, is realized using the basic scheme for grounded immittance simulation 
[71]. It requires one CCII and a CCCII, alongwith, two grounded passive 
components. Its analysis gives the driving point impedance function as: 
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Z,{s) z^K (4.15) 
Fig. 4.9 Ideal grounded R/C- component multiplier 
A. R-Multiplier: If Zi = Ri and Z2 = R2, then an R-multiplier is realized having, 
(4.16) 
or R..=K.R, (4.17) 
Z,(s) = R,^ 
K = KA 
_ ^ . ^ , 
R, 
where the multiplication factor (K^) is: 
K 14.96 
K, 
^2 v ^ , R2 
(4.18) 
It is to be noted that the multiplication factor/C^ is inversely proportional 
toV7„ . 
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B. C~Muliiplier: If Zj = l/sC) and Z2 = R2, then C-multiplier is realized 
having, 
1 K 
2 , ( ^ ) - - ^ = — ^ (4.19) 
where Q „ = ^ ^ (4-20) 
Its multiplication factor is 
R^^E:^ (4.21) 
"" /?, 14.96 
where ^^ ^ is directly proportional to V7o, It can be seen that ideal grounded R-
and C-multipliers are realized having their multiplication factors electronically 
tunable with bias control current (/^). 
C. CCCH-Based R-Multiplier: The multiplier circuit of Fig. 4.9 can easily be 
converted to CCCII-based R-muhiplier by replacing CCII and Zi (= Rj) by a 
CCCII. This eliminates the physical requirement of R). The resulting circuit 
consists of only two CCCIIs, alongwith, a grounded resistor, as shown in Fig. 
4.10. Its analysis yields: 
ZXs) = K^=?^ (4.22) 
K 
or 
R 
where the muUiplication factor is 
(14.96)' 
2,(5) = % (4.23) 
Vox R^,^R=R, 
K,=R^R,^=^j==^ (4.24) 
V "1 "2 
K, =,..,= = ( y ^ (4.25) 
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Z, /, 
CCCII 
z; X, 
• 
^ 0 . 
) 
Y, z; 
CCCII 
X2 Zj 
1 
R 
Fig. 4.10 CCCII based Ideal grounded R- multiplier 
Here the physical resistor R is preselected of convenient value suitable 
for fabrication in IC technology and the control currents /^ and /^  are set to 
obtain the multiplication factor for realizing the desired R^^ value. 
4.4.2 Non-ideal analysis 
Considering the non-idealities of CCCII, analysis of the circuit of 
Fig.4.9 yields the input impedance as: 
Z,(5) = a^Z.R 
The modified Req and Ceq are respectively given by: 
R 
(4.26) 
(4.27) 
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which show R-enhancement and C-reduction. 
The non-ideal R^ q for CCCII-based R-multipHer is given by: 
R R 
R- = iL_^_ (4.29) 
which "depicts R-enhancement. 
4.4.3 Sensitivity study 
The active and passive sensitivities of the R^ q and Ceq of Fig.4.9 are 
evaluated and are summarized below: 
R.„ , C.R.. 1 n « , f^'^'q _ 1 C"«« _ _ 1 C"«« _ 1 
s ai.PiJi 
S^^,^=l, 5^;=-l , S'-X,.=^' ^ = - 1 (4-30) 
Similarly, the active and passive sensitivities of the R«q of Fig.4.10 are 
evaluated and are given as: 
^ ' : : A . - 1 ' 5 ? = - ! ' <: . . ,A.^.=-i (4-3i) 
All the sensitivities are seen to be reasonable and being unity in magnitude. 
4.4.4 Design and simulation 
The performance of the basic R/C-multiplier was verified through 
PSpice simulation using multiple output-CCCII model of [75] and CCII model 
of [11]. The basic R-multiplier of Fig.4.9 was designed at R] = 10 KQ and R2 
= 1 KQ. The multiplication factor Kr of eqn. (4.18) was varied with the control 
current (/^) 
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from 0.022^A to 223.8 [lA ( i?,_ :1KQ to 100 KQ). This gives the variation of 
R^, from 10 Kfi to 1 MQ. The theoretical and simulated variation of effective 
resistance with the multiplication factor (Kr) is shown in Fig.4.11. This exhibits 
convenient wide range tunability of effective resistance with the multiplication 
factor. 
2500 
2000 
1500 
R.q(KQ) 
1000 
500 
Req(Theoretical) 
- - - Req(Simulated) 
0 
0 50 100 150 200 250 
Fig.4.11 Variation of effective resistance R^q with Kr (1/V7o,) 
Similarly, the C-multiplier of Fig.4.9 was designed with Ci = 10 pF and 
R2 = 100 KQ. The multiplication factor (K^.), given by eqn. (4.21) was varied 
with the control current (/„) from 0.022|iA to 223.8 \xA, ( R,/.l KQ to 100 
KQ). The theoretical and simulated variation of effective capacitance with K^ 
is shown in Fig.4.12. Linear tunability is exhibited over a wide range. 
12 
2500 
2000 
1500 
Ceq(pF) 
1000 
500 •Ceq(Theoretical) 
• Ceq(Simulatede) 
50 100 150 200 250 
Kr 
Fig.4.12 Variation of effective capacitance Ceq with K^ {yfl „,) 
Next, the CCCII-based R-multiplier of Fig.4.10 was designed with R = 1 
KQ and R^ = \OKQhy setting /„,= 2.23 ^A. The multipUcation factor (Kr) 
given in eqn. (4.24), was varied with the control current I^ from 0.022|aA to 
223.8 |j.A { R,/.l KQ to 100 KQ). This gives the corresponding range of R^^ 
from 10 KQ to 1 MQ. The theoretical and simulated results are shown in 
Fig.4.13. These again exhibit convenient tunability of effective resistance with 
its multiplication factor. 
The range of R^^ was increased by setting R^ =R^ = Rx' corresponding 
to /, = /„^  = I^. The theoretical and simulated variation of effective resistance 
with multiplication factor Kr is shown in Fig.4.14. 
13 
1200 
/„ =2.23nA 
1000 
R.„(KQ) 
200 400 600 800 
Req(theoretical) 
Req(simulated) 
1000 1200 
Kr(xlO*) 
Fig.4.13 Variation of effective resistance Req with Kr (l/Jl^J^^ ) 
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Fig.4.14 Variation of effective resistance R^ q with Kr (1/ /J 
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To verify the frequency performance of CCCII-based R-multiplier of 
Fig.4.10, it was designed at R = 1 KQ and /„,= 2.23 ^A ( R^^ = 10 KQ). The 
value of effective resistance R^ q at /„, = 0.139 fiA (i?^ ^ = 40 KQ) is found to be 
400.05 KQ. It is evident from Fig.4.15 that the effective resistance Rgq 
remains constant up to frequency of 1.5 MHz, after which it decreases due to 
non-idealness of CCCII described earlier. 
600K-! 
400K 
Req 
200K 
0 
Theoretical R^ q 
400 K Q 
Simulated R^ q 
400.05 K Q 
10 KHz 30 KHz 100 KHz 300 KHz 
Frequency 
l.OMHz 3.0MHz lOMHz 
Fig.4.15 Variation of effective resistance Rgq with frequency 
The proposed ideal grounded R and C-multipliers provide convenient, 
electronic tunability of their multiplication factors with control current (/ J . 
The design of multipliers is free from matching constraints. These circuits 
enjoy very low sensitivities with respect to the circuit elements. The multipliers 
are ideally suited for providing large R and C-values in IC-fabrication. Also, 
they have attractive use in wide range electronically tunable filters and 
oscillators. 
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4.5 Realization of Multifunctional Biquadratic Filter Using GIS 
In this Section, the reaUzation of second order multifunctional filter [P5] 
has been obtained through the inductance simulation approach applied on a 
passive RLC prototype band pass filter of Fig. 4.16 (a). On replacing the 
inductor (L) by the GIS, the CCCII-based realization of the corresponding 
active RC BP-filter of Fig. 4.16 (b) is obtained. 
C V„ 
Fig. 4.16 (a) Prototype passive RLC band pass filter 
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Fig.4.16 (b) Multifunctional filter using GIS of Fig.4.6 
The circuit besides realizing BP response at node 3 (V3 == VBP) additionally 
realizes a standard LP response at node 2 (V2 = VLP). These are given by: 
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T,nis)-^ ^1 Rx, C, C^  Dis) (4.32) 
r..(.) = ^ -^"^' 
r, Z)(5) (4.33) 
where the denominator D(s) is: 
D(5) = s ' + - (4.34) 
It may be noted that the passive resistor Ri in the circuit can also be 
replaced by CCC-II based tunable floating resistor [89], shown in Fig. 4.17 (a). 
The filter then becomes a CCCII-C realization with suitability to monolithic 
CMOS fabrication. The low pass and band pass responses using the active 
resistor (Rxs) remains same as given by eqns. (4.32) and (4.33), respectively, 
with Rx3 replacing passive Ri^  v/heTeR^=Vj./2I^^ in Bipolar case, and 
R^^ = 1 4 . 9 6 / ^ inMOS/CMOScase. 
/ , 
+ ki 
K *• 
V, 
i^"> • 
CCCII 
2 * 
'z 
• * -
h^ 
ii^  
CCCII 
A; ^^* 
(a) (b) 
Fig. 4.17 (a) Tunable positive floating R (b) Tunable positive grounded R 
HP-realization: If the input and ground terminals of the filter are interchanged, 
then band pass and high pass filter responses are respectively realized at V2 and 
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V3. Routine analysis of the circuit of Fig.4.16 (b) after the transformation gives 
the inverting band pass and non-inverting high pass responses as: 
s 
K KC 
TsP2{s)=— =—-'-^ (4.35) 
"'^ V, D(s) 
THP2(S)~ = - ^ (4-36) 
'" '^ F: D(S) 
Once again, its CCCII-C version is obtained by now replacing the grounded 
passive resistor Rj by the active grounded resistor (Rxs), shown in Fig. 4.17(b). 
The resulting band pass and high pass responses are again given by eqns. (4.35) 
and (4.36) by replacing paj'^ /ve R\ by active Rx3. 
Filter parameters: The biquadrate filter parameters, viz., pole frequency (<a„) 
and pole- (Q), of the LP and BP filters, with passive resistor Ri, are given as: 
o)o = ^- , Q = R, — - — (4.37) 
In the LP-BP realization, the corresponding filter gains are given by eqn. (4.38 
a) 
l^mh — , K . | = l (4.38a) 
On interchanging the terminals, the HP-BP realization gives the corresponding 
gains: 
\Hsn2\=^, \H,,,\ = l (4.38 b) 
Rx,^2 
In the CCCII-C (using active R's), the pole-co^ and pole-Q, are given 
by: 
^-JFTTC^' ^'-'^4Th: ''-''^^ X| ' ^ x , ' 2 V V J r , ^ 2 
In the corresponding LP-BP realization, the filter gains are obtained as: 
K n h ^ , I^BPihl (4.39 b) 
and in the HP-BP reaHzation the gain expressions are: 
WsP2\=^, \H,,,\ = l (4.39 c) 
Without any loss of generality we can select in the design: for 
^x, = ^ x, = ^ x (i-S-' o^, = h,) ^^^ Ci = C2 = C. This simplifies the parameter 
expressions as: 
^ : = — , Q' = -^ (4.40 a) 
H,pi\ = — , K P , | = 1 (for LP-BP case) (4.40 b) 
D 
f^BPil^^^^ WHP2\ = ^ (for HP-BP case) (4.40 c) 
^x 
It may be concluded that using the inductance simulation approach on a 
passive RLC prototype BP filter, a low component CCCII-based realization is 
obtained. It realizes standard second order LP, BP and HP responses without 
the requirement of component matching. The circuit has attractive advantage of 
electronic tunability (programmability) with bias control. The MBF can easily 
be converted into CCCII-C realization which is ideally suited to monolithic 
fabrication. The circuit has attractive sensitivity. The gain of the LP and BP 
filters can be tuned independently through Ri without disturbing the pole- co^. 
In the CCCII-C case, corresponding bias control may be used in the gain 
adjustment. In tuning the filter, first pole-<y„is adjusted through Ig,I„^ 
( R _^, R^^). The pole-Q is then set by varying I^^, without disturbing <y„. 
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4.5.1 Non-ideal analysis 
Taking the frequency independent non-idealities into consideration, the 
low pass and band pass transfer functions of the circuit of Fig.4.16 (b) at V2 
and V3, are: 
K R, R, C,C, 
T,,{s)=-^.=- ' Z : (4.41) D{s) 
r.(.)=^-"'"' (4.42) V, Dis) 
With the interchanged input and ground terminals of the filter circuit of 
Fig.4.16 (b), the band pass and high pass transfer functions, at V2 and V3, are 
respectively given by: 
Rx c , y 
" F, D(s) 
V s 
where the denominator is given by 
D{s) = s^+-
D(s) 
^i^aAA 
R|Ci Rx, Rxj C| Cj 
The biquadrate filter parameters are 
H LP\ 
CO. = 
R 
R x R x C A 
Q = K 
I KR.C2 
H BP2 
H BP\ 
H HP2 
= 1 (for LP-BP case) 
= 1 (for HP-BP case) 
(4.43) 
(4.44) 
(4.45) 
(4.46 a) 
(4.46 b) 
(4.46 c) 
At low to medium frequencies (/«10 MHz), the circuit continues to provide 
standard second order responses. There is slight reduction in pole ©o, pole-Q, 
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and//gp2. The filter gain H[p^ is slightly increased, while the filter gains 
H'gp^ and H'f^,,j remains unaffected by the non-idealities. 
4.5.2 Sensitivity study 
The active and passive sensitivities of the filter parameters, co^ and Q, 
and filter gains, are evaluated and are given below: 
The sensitivity of the filter parameters, (with non-idealities) are also evaluated 
and are given as: 
C<Oo _ J _ c£? _ _ oW,,/,, _ _ i QHBPI _ ] 
<: ; ; , , „ . . -0 , c « u , , . = o (4.48) 
All the sensitivities are found to be low and attractive. 
4.5.3 Design and simulation 
The performance of the multifunctional filter was verified through 
PSpice simulation using CCCII model of Ref [75]. The filter circuit was 
designed for low pass, high pass and band pass responses for a pole fi-equency 
(fo) equal to 500 KHz at Q of 0.707. Preselecting: C,= Q = 40 pF, 
R^ - R^^ = R^^ is obtained as 7.96 KQ. The corresponding bias currents are, /^ 
=/„^ =^  3.5 //A. The value of R^ is found to be 5.63 KQ. In the filter 
realization, high pass and band pass gains are inherently unity. However, the 
gains for low pass filter case comes out to be H p^ = 1.41. In the CCCII-C 
version, R^^ = Ri^ 5.63 KQ corresponds to /„ = 7.06//A. The simulation 
results for HP and BP responses are shown in Fig. 4.18 and that of low pass 
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response in Fig. 4.19, alongwith, simulated parameter values. These are found 
to be in conformity with the design. 
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Fig.4.18 Frequency responses of band pass and high pass filters 
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Fig.4.19 Frequency response of low pass filter 
The/,-tunability of the band pass filter was investigated by changing^ 
of the filter through/?^, i.e., /„ (=/„ = 4 ), at a constant Q of 10. The responses 
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corresponding to /„ = O.U^{R^ = 39.78 KQ), 1.3 /JA(R^ =13.26 KQ), and 
14.19 juA{R^ == 3.97 KQ), respectively, require (keeping Q constant) passive 
resistors Rj = 397.8 KQ, 132.6 KQ, and 39.7 KQ. In the active-C realization, 
the corresponding values of /„,= 0.014 juA(R^^=391.^ KQ), 0.013 
/M4{R^^=-132.6 KQ), and 0.14 fiA{R^^= 39.7 KQ) with the active resistor 
(R^^). The corresponding BP responses at a constant Q of 10 and variable/, are 
shown in Fig. 4.20, alongwith, the simulated results. The results show a 
convenient tunability of/„ with bias control. 
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Fig.4.20 Tuning of/, at constant Q = 10 with passive and active resistors 
(1) fo= 100 KHz (ii)/c= 300 KHz (iii)/o= 1 MHz 
Next, independent tuning of Q was demonstrated by designing the BP 
filter at fixed/, = 500 KHz and changing its Q through passive resistor i?, and 
the simulated resistor R^ii.Q.J^ ). The corresponding results for Q = 5, 10, and 
20 are obtained with passive resistor, i?, = 39.75 KQ, 79.5 KQ, 159 KQ. For 
the CCCII-C realization, the corresponding values of /„ = 0.14/i4(/?^ =39.75 
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KQ), 0MjuA(R^^=79.5 KQ), and 0.008/i4(/?,,-159 KQ) used with the 
active resistor (R^J. The curves are shown in Fig.4.21, alongwith, the 
simulated results. The theoretical and simulated values of pole-Q exhibit 
convenient tuning of pole-Q, without affecting the pole frequency (6J„) . 
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Fig.4.21 Tuning of pole Q at constant/, = 500 KHz with passive and active resistors 
(i)Q = 5(ii)Q=10(iii)Q = 20 
Electronically tunable ideal grounded inductor is realized employing 
two Current Controlled Conveyors (CCCIIs), alongwith, a grounded capacitor. 
Through L-replacement scheme, a band pass filter is obtained which gives 
additional standard second order, low pass and high pass responses. The design 
of multifunctional filter is free from matching constraints and provides, 
independent tuning of the quality factor and pole frequency. The gain of the 
band pass filter and low pass filter can be tuned independently through Ri/^^^, 
without disturbing the pole frequency. The filter also enjoys attractive features, 
such as, low component count, high-Q realization, low voltage operation, low 
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sensitivity performance and convenient wide range tunability of important filter 
parameters. Tiie CCCII-C version is suited to monolithic IC implementation. 
4.6 Realization of CCCII-C Universal Biquadratic Filter 
This Section presents a novel voltage-mode universal biquadratic fiher 
having multi inputs and single output. Taking a clue from the CCII-based UBF 
realization v/ith multi input and single output, the present realization is 
expected to give low component filter circuit with a variety of standard 
responses. It will be shown that the realized UBF indeed gives a canonical 
structure with all standard second order responses. 
4.6.1 Circuit description 
The proposed circuit of the universal biquadratic filter [P7] is shown in 
Fig. 4.22. It uses only two capacitors and two CCCIIs in its realization. The 
parasific resistance at the X-inputs of the CCCIFs is, R^ = \A.96I ^ , i = 1, 2, 
where /„ is the bias control current. Routine analysis of the UBF gives the 
general output function 
( , . , A 
^ K - — ^ F , + ~ ^ - F i . - ^ > 
KRxCxC2 \ R^ C , /?, C-> C-yR^ 
2 ' 
S +S + • 
From eqn. (4.49), various filter responses can be obtained through appropriate 
selection of the inputs as follows: 
(i) HP-response with V4 = Vjn, V, = V2 = V3=0; 
(ii) NIBP-response with V3 = ¥;„, Vj = V2 = V4 = 0; 
(iii) IBP-response with V2= ¥;„ , V, = ¥3 = V4=0; 
(iv) LP-response with VI = V2 = Vin ,¥3 = V4 = 0, and R i^ = Rx2; 
(v) BE-response with Vi = V2 = V4 = Vjn , V3 = 0, and R i^ = Rx2; 
(vi) AP-response with Vi = V2 = V4 = Vjn ,¥3 = 0, and Rxi = 2Rx2; 
125 
r. 
K 
c, 
J 1 
' 
'", 
r 
X, r, 
CCCII 
z: z-
'''j::::::r':: 
/ 
"1 
' • 1 
CCC/I 
z * 
Fig.4.22 The CCCII-C Universal biquadratic filter 
It may be noted that for the reaUzations of LP, NIBP and IBP responses 
[case (i) to (iii)], matching constraints are not required. The constraints in the 
case of LP, BE and AP cases are also simple to satisfy through design, 
particularly in monolithic technologies, where inherently matched devices are 
available. From the characteristic polynomial, D(s), the pole frequency (coj 
and the pole-Q of the proposed UBP are obtained as: 
1 
(y„ = 
-(K^K^c^i Q 
\K (4.50) 
4.6.2 Non-ideal analysis 
Considering the non-idealities of CCCIFs at low to medium frequencies 
( / < 10 MHz), the denominator of the transfer functions in eqn. (4.49) modifies 
to: 
D'is)=-s^ +s a,p, a,a^/3,p. • + 
Hence, the filter parameters with non-idealities are given by: 
(4.51) 
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(»,. = . O^xO^iPxPi r^,_ WiPiK^i 
R,R,C,C, -y a,p,R,C, 
Q'-.\-^~^ (4-52) 
It is evident from eqn. (4.52) that the pole frequency {co^) decreases. However, 
the pole-Q has negligible effect of a and p of the CCCII. 
4.6.3 Sensitivity study 
The sensitivities of pole-<y„ and pole-Q with respect to the active and 
passive components are evaluated and summarized as given below: 
<:'"" = L c-e _ _ 1 co - 1 
It is clear from eqns. (4.53) that all the active and passive sensitivity figures are 
equal to half in magnitude, which is an attractive performance feature of the 
UBF. 
4.6.4 Design and simulation 
The performance of the universal biquadratic filter was verified through 
PSpice simulation using CCCII model of [75]. Initially, low pass band pass, 
high pass, band reject and all pass responses of the UBF were designed for / ,= 
500 KHz at Q = 0.707. For /^ =/„,^/„= 0.89//A corresponding to 
R^ =R^=R = 15.9 KQ, eqn. (4.51) yields C, = 28 pF and C2 = 14 pF. The 
simulated UBF responses are shown in Fig. 4.23. The simulated values for the 
band pass case are/„= 500.06 KHz and Q = 0.705. This shows close agreement 
with the theory. 
The UBF was then tuned by controlling the I^(R^). The BP responses 
corresponding to/,= 300 KHz, /„= 500 KHz, and /„= 1 MHz are given in 
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Fig. 4.24. The simulated results show convenient tunability and close 
conformity with the theory. 
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Fig. 4.23 Frequency response of the CCCII based UBF 
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Fig. 4.24 Frequency tuning of non inverting BPF at constant Q = 5 
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The proposed UBF uses only two CCCIIs and two capacitors in its 
realization and thus has a canonical topology. The realized filter gives six 
standard biquadratic responses, viz., low pass (LP), high pass (HP), non-
inverting band pass (NBP), inverting band pass (IBP), band elimination (BE) 
and all pass (AP), through appropriate selection of inputs. In an IC version, this 
selection may be done through a simple electronic switching arrangement 
[140]. The proposed UBF has advantages of low component count, wide range 
electronic tunability, low active and passive sensitivity figures, compatibility to 
monolithic implementation in CMOS IC technology and use of low supply 
voltage operation, over previously reported filters [48-91]. 
4.7 Realization of Higher Order CM Butterworth LP filter 
Doubly terminated passive RLC ladder filters have the inherent 
advantage of low sensitivity. Higher order filters are frequently realized in the 
form of ladder structures [92-100]. These inherit the sensitivity characteristics 
of the passive RLC ladders. Consequently, many current mode ladder filters 
had been reported [92-100]. In [92, 94], all the circuits are obtained from the 
operational simulation method for realizing the transfer function, and require a 
large number of active and passive components. In Refs [93, 95], the current 
mode third order Butterworth low pass filter is realized having a large number 
of passive components, out of which a few resistors and capacitors are floating. 
In [96], linear transformation is required to realize active ladder filters having 
good performance, but this method requires solution of large number of 
mathematical equations and the design frequency is determined by passive 
elements. Current mode leapfrog ladder filter is realized using CDBA in [97], 
which has high frequency and low voltage operation, but require a large 
number of passive components, alongwith, several floating resistors. In [98], 
active-C current mode fifth order ladder filters is realized employing seven 
multi output current controlled conveyors (MO-CCCII), and five capacitors. In 
some recent work [99], current mode third order elliptic filter is reported 
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employing seven multi output current controlled conveyors (MO-CCCII), and 
four capacitors. Recently in [100], current mode third order elliptic filter is 
presented using five MO-CCCIIs and four capacitors, out of which two 
capacitors are floating. 
It may be seen that although a wide variety of realizations of current 
mode ladder filters exist, they suffer from some specific drawbacks and there is 
need to find more attractive current mode ladder realizations. In this Section, 
we study the realization of a current mode ladder filter using second generation 
current controlled conveyors and grounded capacitors. The method is based on 
inductance simulation approach, in which the inductors of the prototype filter, 
are simulated using CCCII and capacitors and resistors are by CCCII itself. The 
proposed circuit is simple and easy to design, without the need of matching 
constraints. The circuit has the attractive features of low component count and 
low supply voltage operation, over the previously reported literature [92-100]. 
Electronic tunability and use of all grounded capacitors makes the circuit 
realizations attractive for IC implementation. 
4.7.1 Realization of fifth order LP Ladder Filter 
In this Section, inductance simulation approach is employed for the 
realization of CCC-II based current mode fifth order Butterworth low pass 
ladder filter derived from the doubly terminated passive RLC low pass ladder 
filter. The CM fifth order Butterworth low pass RLC ladder filter is shown in 
Fig. 4.25. 
Fig. 4.25 Prototype current mode fifth order Butterworth low pass RLC ladder filter 
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The relations of the currents and voltages in the filter can be interrelated by: 
y 
T - T - — L - / V =7 I 
12 ~" •«2'2 ' V =V -V 
h=h-h. V =Z I 
and 
K-\ ~ ^n-l V n-2 '^n/: 
V„=Z„{I„_,-IJ (4.54) 
Now all the floating inductances of the circuit are replaced by CCC-II based 
tunable floating inductor [101], shown in Fig. 4.26, and the grounded resistors 
are replaced by the CCC-II based grounded resistor [89] given in Fig. 4.17. 
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I. 
Fig. 4.26 Tunable floating inductor and its equivalent passive inductor 
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Fig. 4.27 DO-CCCII based current mode fifth order Butterworth LP ladder filter 
Using direct replacement of inductors and resistors, the resulting active 
-C circuit derived from the passive RLC low pass ladder is shown in Fig. 4.27. 
It may be noted that the ladder now comprises of only DO-CCCII and 
grounded capacitors. The realized circuit comprises of minimum requirement 
of six DO-CCCII and five grounded capacitors, as compared to larger 
component count in previously reported literature [92-100]. It is also simple to 
design and does not have any matching constraints. The realization s also 
ideally suited to monolithic CMOS implementation. 
4.7.2 Design and simulation 
The performance of the fifth order Butterworth low pass ladder filter 
was verified through PSpice simulation using CCCII model of Ref [75]. The 
filter is first designed in the normalized form with the component relationship: 
R,„ = R,,, R„ = R,^, Lj^R^^R.jCi and L^=^R^-^R^^C^. The normalized values of 
the circuit components for the fifth order Butterworth low pass ladder filter 
[70] are: /?,„ = /?„ = IQ, C, = C, = 0.618 F, C3 =2F and L^ =L,= 1.618 H. 
For denormalization, the frequency scaling factor K/ is equal to 2n f^rad/s, 
where /„ is the cutoff frequency of the low pass filter to be realized. The 
magnitude scaling factor K^ is selected as 1300 for obtaining convenient 
132 
component values. Then the denormaUzed component values for /„= 10 MHz 
are obtained as: i?^ ,= i?^ „= 1.3 XQ, corresponding to/„ = I^^= 132 juA, C, = 
C, = 7.5 pF. For 4 = L,= 33A1 juH, selecting 0^= Q = 7.5 pF, gives 
R., =K2=K3=R.4 = 2.nKQ corresponding to/,,= /„^- hr^o^ 50-2/^4. 
The simulated and theoretical frequency responses are shown in Fig. 4.28, 
which overlaps each other over the entire range. The simulated cutoff 
frequency is found to be equal to 10.08 MHz and exhibits close agreement with 
the design value. 
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Fig. 4.28: Frequency response of 5 order Butterworth low pass ladder filter 
4.8 Conclusion 
In this Chapter, CCCII-based novel circuits which may find ready 
applications in ASP are realized and studied. These incorporate electronic 
tunability (programmability) through bias current control of the conveyor. Most 
of these realizations are suitable for implementation in the contemporary 
CMOS technology. 
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A novel circuit using two CCCIIs is presented for the realization of CM 
analog multiplier and divider. The circuit performs ideal multiplication and 
division without the requirement of matching constraints. They have the 
attractive properties of low sensitivities, excellent high frequency performance 
and insensitivity to temperature variations. The use of all-active devices and 
electronic tunability makes them highly suitable for CMOS implementation. 
An ideal grounded inductance simulator (GIS) is realized using two CCCIIs 
alongwith, a grounded capacitor. It is free from matching constraint. It exhibits 
only slight L- enhancement due to device non-idealities. The circuit also enjoys 
attractive sensitivity properties. 
A generalized scheme is given for the realization of component 
multipliers using a CCII and a CCCII, alongwith, two grounded impedances. 
The scheme is used in the realization of R and C-multipliers. A slight 
modification gives a CCCII-based R-multiplier. All the circuits enjoy attractive 
sensitivity properties and are not seriously affected by the non-idealities of 
conveyor. An MBF is realized using GIS considered earlier in the Chapter. The 
resuhing CCCII-RC circuit gives LP, HP and BP responses. The circuit is 
modifies to realize a CCCII-C structure suitable for monolithic fabrication. The 
circuits enjoy low sensitivities, independent Q-tunability and are not seriously 
affected by the non-idealities of active device. 
Next, the realization of canonical CCCII-C UBF is given. The circuit 
realizes all standard second order filter responses. It has low sensitivity. Also, 
the Q of the filter is unaffected by the device non-idealities. Finally, the 
realization of higher order (n = 5) CM Butterworth LP filter is given, which is 
obtained from the corresponding RLC LP-ladder. The circuit uses only CCCII 
and grounded capacitors, which make it highly suitable for CMOS 
implementation. 
All the realizations considered in the Chapter are simulated through 
PSpice. Close agreement is obtained between the simulation and the design. 
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CHAPTER 5 
VOLTAGE MODE ASP CIRCUITS USING OFC 
5.1 Introduction 
Operational Floating Conveyor (OFC) [24-27] is relatively a new 
versatile analog active device, discussed in Chapter 2 in detail. It has been used 
for the realization of both voltage mode and current mode analog signal 
processing circuits [103-111]. In this Chapter', some novel voltage mode ASP 
circuits, based on operational floating conveyor, are realized and studied. The 
work in the Chapter is organized as follows. 
A versatile OFC-based basic building block is given. It is used in the 
realization of inverting and non-inverting amplifiers in Sec. 5.2, ideal integrator 
and differentiator in Sec. 5.3, first order active-RC LP, HP sections in Sec. 5.4. 
All the circuits are critically studied. Using two cascaded BBBs, an MBF is 
realized and studied in Sec. 5.5. In Sec. 5.6, the realization of an OFC-based 
Generalized Impedance Converter (GIC) is considered. The circuit is shown to 
realize ideal Grounded Inductance Simulator (GIS) and grounded FDNR 
simulator through component selection. The generalized scheme is also used in 
the realization of grounded R and C multipliers. The GIS is used in the 
realization of MBF in Sec. 5.7, through component replacement scheme. In 
Sec. 5.8, a corresponding MBF is obtained using the FDNR realized earlier in 
the Chapter. Both the MBFs provide standard LP, HP and BP responses. 
Finally, an insensitive VM universal biquadratic filter (UBF) is obtained 
employing a canonic structure in Section 5.9. The circuit is shown to realize all 
standard biquadratic responses. The circuits considered in the Chapter are 
studied in detail. It includes sensitivity studies and circuit performance, taking 
the more important non-idealities of the active device, into consideration. The 
circuits are designed and verified through PSpice simulation. 
' Authors' papers [P8-P11] are based on material presented in this chapter. 
135 
5.2 Generalized OFC- Based Building Block 
A versatile Basic Building Block (BBB) is shown in Fig. 5.1. The circuit 
uses an Operational Floating Conveyor (OFC), as the active device, alongwith, 
two grounded passive admittances. 
- > ^ " ' 
in 
Y 
X 
z 
±OFC 
W 
Vo 
J Y, 
1 
Fig.5.1 Generalized OFC-based building block 
For an ideal OFC, the v-i relations are defined by: 
(5.1) 
where the input current at node x is multiplied by the open loop 
trans impedance gain (Zt) to produce the output voltage at node w. Routine 
analysis of the circuit yields: 
V Y (5.2) 
The positive sign is taken when OFC+ is used in which both /, and /„ flow 
simultaneously towards or away from the conveyor. The negative sign is for 
OFC- in which these currents flow in opposite directions. 
The proposed circuit is highly versatile and is used in the next Sections 
for the realization of large variety of ASP circuits, viz., inverting and non-
inverting voltage amplifiers, ideal integrator and differentiator circuits, first 
order and second order filter sections. 
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5.2.1 Inverting and non-inverting amplifiers 
Figure 5.2 shows the OFC-based inverting and non-inverting voltage 
amplifiers [P8], obtained from the basic topology of Fig. 5.1. It uses single + 
OFC, alongwith, grounded resistors, viz., /?, =l/r, dinAR^=\IY^. Routine 
analysis of the circuit yields: 
V, R, 
(5.3) 
Fig.5.2 OFC-based voltage amplifiers 
It is evident from eqn. (5.3) that inverting and non-inverting amplifiers 
can be obtained from the same circuit by using, respectively, the negative and 
posifive output terminal (Z) of an dual output OFC, i.e., Z" and Z"^ . 
5.2.2 Non-ideal analysis 
Using the non-idealities of OFC, viz., the current transfer ratios a and y 
from W to Z'^ and Z~ terminals, respectively, and voltage transfer ratio y9 from 
Y to X-terminal, the port relations of OFC are modified as: 
/; =0,v^=/3v^, V,., = zj^, i/ = «/„,, / / = 7?;, (5.4) 
Taking the non-ideal behavior into consideration, the voltage gains of the non-
inverting amplifier and inverting amplifier are, respectively, given by: 
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V 
I 
V 
V 
apR. 
r/3R, 
R^ 
(5.5) 
(5.6) 
The current and voltage transfer ratios a ,fi mdy are frequency independent 
for OFCs, for frequencies lesser tiian lOMHz as discussed in Section 2.3.3. 
Eqns. (5.5) and (5.6) indicate slight gain reductions. 
5.2.3 Sensitivity study 
The active and passive sensitivities of the non-inverting and inverting 
amplifier gains are evaluated with respect to active and passive components 
and are found to be reasonably small. These are summarized below: 
S',;=-l, S','^=\, S;;,^l (5.7) 
5.2.4 Design and simulation 
To verify theory of the proposed circuits, the realized amplifiers are 
simulated using PSpice. The OFC [11] is simulated with PSpice (level 3 
parameters) in 0.5//m CMOS process at supply voltage of + 0.75V, as 
mentioned in Section 1.5.2. To study the transient response of the inverting and 
non-inverting amplifiers, the circuits were designed for gains of 2, 4, and 10, 
respectively. With Ri = 10 KQ, the resistance R2 was found as 20 KQ, 40 
KQ and 100 KQ, corresponding to gains of 2, 4, and 10, respectively. Time 
domain responses of OFC-based inverting and non-inverting amplifiers at 
different gains are shown in Fig. 5.3 and Fig. 5.4, respectively, for a fixed input 
of F;= lOmV. It is observed that the results are in close conformity with the 
theory. The THD at a frequency of 1 MHz was found as 1% for inverting 
amplifier and 0.9% for non-inverting amplifier. 
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Fig. 5.3 Input and output voltage waveforms for inverting amplifier 
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Fig. 5.4 Input and output voltage waveforms for non inverting amplifier 
The frequency responses of inverting amplifier at different gains are 
shown in Fig. 5.5. It is observed that the circuit has bandwidth of 17 MHz, 22 
MHz, 24 MHz, and 62 MHz for a gain of 10, 4, 2 and I, respectively. 
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Similarly, the frequency responses of non-inverting amplifier at different gains 
are shown in Fig. 5.6. It is now found that the circuit has bandwidth of 20 
MHz, 27 MHz, 29 MHz, and 30MHz for gains of 10, 4, 2 and 1, respectively. 
A comparative assessment of bandwidth at various gains is given in Table 5.1 
for the non-inverting and inverting amplifiers. In general the effect of gain on 
bandwidth is not severe, as in the case of opamp-based amplifiers. Also, the 
non-inverting amplifier enjoys superior high frequency performance. 
Table 5.1 
Gain 
1 
2 
4 
10 
Band width (MHz) 
Non-inverting 
amplifier 
30 
29 
27 
20 
Inverting 
amplifier 
25 
24 
22 
17 
10 
Gain 
5 
Gain = 10 
Gain = 4 
Gain = 2 
0 
10 KHz 30 KHz 100 KHz 300 KHz l.OMHz 3.0MHz lOMHz 30MHz lOOMHz 300MHzl OGHz 
Frequency 
Fig. 5.5 Frequency response of OFC based inverting amplifier 
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Gain 
10 KHz 100 KHz l.OMHz lOMHz 
Frequency 
lOOMHz 1 .OGHz 1 OGHz 
Fig. 5.6 Frequency response of OFC based non-inverting amplifier 
In conclusion, the OFC-based VM amplifiers use a canonical structure 
of an active device, alongwith, two resistors, as in the case of popular opamp-
based VM amplifiers. However, the OFC-based realizations have reliable and 
superior high frequency response. They are also not restricted by a constant 
gain bandwidth product. This shows their superiority over the opamp-based 
circuits. 
5.3 Ideal Integrator and Differentiator 
Active-RC integrator and differentiator circuits are popularly used as 
building blocks for various signal processing circuits, such as, active filters, 
process controllers, waveform generators and calibration circuits. Many active-
RC integrators and differentiators have been reported in the literature [112-
118]. However, a large number of these circuits are in dual input voltage mode 
operation. Also, they use an excessive number of passive and active elements 
[115-117]. In some cases, passive component matching is addifionally required 
to realize ideal transfer functions. 
5.3.1 Ideal integrator 
In this Section, simple ideal integrator and differentiator [P8] circuits are 
realized from the OFC-based topology of Fig. 5.1. 
W 
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Fig. 5.7 OFC based ideal integrator 
For the component choice of Yi = Gi and Y2 = SC2, an ideal integrator, shown 
in Fig. 5.7 is realized. The circuit uses only a single + OFC, alongwith, 
grounded resistor and capacitor. The network function is given by: 
V 1 1 
V. sR,C^ ST, 
(5.8) 
where r, = /^ jC ,^ is the time constant of the resulting integrator. It can be seen 
from eqn. 5.8 that both ideal inverting and non-inverting integrators can be 
realized from the circuit. 
5.3.2 Ideal differentiator 
On selecting Yj = sCi and Y2 = G2, the basic building block of Fig. 5.1 
realizes an ideal differentiator circuit, shown in Figure 5.8. Its transfer function 
is given as: 
Vi 
(5.9) 
where r^  = R^C^ is the time constant of the differentiator. It can once again seen 
that both the ideal inverting and non-inverting differentiators can be obtained 
from the circuit. Also, the realizations of ideal integrator/differentiator are free 
from the requirement of matching constraints. 
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Fig. 5.8 OFC based ideal differentiator 
5.3.3 Non-ideal analysis 
Taking into consideration the non-idealities of the OFC defined in 
eqn.5.4, the circuit realizes the transfer function for non-inverting/inverting 
integrator as: 
K sR,C 
(5.10) 
1^2 ST, 
where the time constant of an integrator r, =±R^C/a/S, exhibit r, -
enhancement for low to medium frequencies ( / < lOMHz for MOSFETS 
under consideration). 
Similarly, for the differentiator, the transfer function is given by. 
T{s) = -^ = ±sa/3R2C^ (5.11) 
where r^  = ±«/? R^C^ is the time constant of the non-ideal differentiator and 
show slight reduction of r^  from ideal value. 
5.3.4 Sensitivity study 
The sensitivities evaluation of the integrator and differentiator time 
constants r, and Zj, are summarized below: 
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^K,,(\ ~ ^«:,c,=i 
C"-2 _ 1 (5.12) 
All the sensitivities are found to be unity in magnitude. 
5.3.5 Design and simulation 
To verify theory, the proposed circuits, were designed and simulated 
using PSpice. A rectangular waveform F;„ of 20 mV (PP) at 500 KHz is applied, 
as shown in Fig. 5.9(a), to the integrator having the designed values of Ri = 1 
KQ and C2 = 14,5 pF. The output is shown in Fig. 5.9 (b) and is found to be 
triangular waveform of approximately 0.705 volts (PP). The output exhibits 
good linearity and depicts a good quality conversion of rectangular to 
triangular wave. 
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• I • I I • I m I I < 
Inout (a) 
-1.0 
Os l.Ous 2.0US 3.0US 4.0us S.Ous 6.0us 7.0us S.Ous 9,0us 
Theoretical Simulated 
Output Output (b) Time 
Fig. 5.9 Simulated (a) Input and (b) Output, responses of the proposed Integrator 
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Similarly, when a triangular waveform (r,„) with 20 mV (PP) at 100 
KHz, shown in Fig. 5.10 (a), is applied to the differentiator, having the design 
values of Ci = 85 pF and R2 = 2.5 KQ, the output is seen to be a square wave 
of 2.6 mV (PP), as shown in Fig. 5.10 (b). Once again the simulated results are 
found to be in good agreement with the theory and exhibit satisfactory 
conversion of a triangular waveform to square waveform. 
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Fig. 5.10 (a) Input and (b) Output, responses of the designed differentiator 
Thus, OFC-based active-RC ideal integrator and differentiator circuits 
are realized using only grounded passive components. These are free from the 
requirement of matching constraints. Both the integrator and differentiator 
circuits have linear control of time constant through a single resistor. The 
circuits also enjoy the attractive features of low component count, low voltage 
operation, low sensitivities and suitability to IC-fabrication. These may prove 
as useful building blocks in the realization of instrumentation and signal 
processing systems. 
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5.4 First Order Active RC-Filter Sections 
First order low pass and high pass fiker sections play an important role 
in the realization of higher odd order filters, equalizers, etc. In addition, these 
are also useful in instrumentation and signal processing applications. 
5.4.1 Low pass section 
The first order low pass and high pass filters are now shown to be 
realized through appropriate selection of admittance in Fig. 5.1. If we 
select,Z, =i?, andZj -R-i^llC^, as shown in Fig. 5.11, then eqn. 5.2 gives a LP 
filter function: 
TLpi^)=^- \IR,C^ 
s + -R2C2 
(5.13) 
K 
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Fig. 5.11 First order OFC-based low pass filter 
The pole frequency («„) and the gain of the low pass filter are given by: 
0}„ 
R2C2 
H LP 
R2 
R 
(5.14) 
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From eqn. (5.14), it can be seen that the gain of LP fiher can be tuned 
independently through Rj without disturbing the pole frequency. As the input 
applied to the filter is at the high impedance terminal (Y), hence the proposed 
filter has unconditional high input impedance. It is thus suitable for realization 
of higher order filters through cascade approach. 
5.4,2 High pass section 
If we select, Z, =\lsC^, Z^ ^R^IIC-^, then the circuit of Fig. 5.12 is 
obtained, which realizes a first order HP filter function given by: 
(5.15) r „ . ( . ) = ^ = ^ ^ 
s + -R,C, 
The pole frequency {co^) and gain of the high pass filter are given by: 
co„ =• 
R^C^ 
and H„p - (5.16) 
=-i? 2 Co 
Fig. 5.12 First order OFC-based high pass filter 
It can be seen from eqn. (5.16) that the gain of the filter can be tuned 
independently through Ci without disturbing the pole frequency. 
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5.4.3 Non-ideal analysis 
In this Section, the effects of non-idealities of the device are studied 
related to frequency effects and parasitic effects. 
(a) Frequency effects 
Taking into consideration the frequency dependent non-idealities, a{s), 
P{s) of the OFC into account, analysis of the circuit of Fig. 5.11 yields the LP 
filter transfer function as: 
a(3 
V RC 
T,,{s) = -^,= "^ J— (5.17) 
K2L-2 
It is evident from eqn. (5.17), a third order low pass function is realized. 
Two extra real poles appear due to single pole roll off model of the parameters, 
in addition, to the original pole at (l/R^Cj). If the frequencies of these two 
extra poles are sufficiently higher than the pole of the basic low pass filter, 
which is easy to satisfy through design, their effect on the frequency response 
becomes insignificant and may be neglected. For example, in the design given 
in Sec. 5.4.5, (o^= 75 Mrad/sec, (o^=- 88 Mrad/sec and (RjC^Y' = 1.8 
Mrad/sec, is seen to satisfy the requirement. 
(b) Parasitics effects 
Taking the parasitics of OFC into account, the analysis of the circuit of 
Fig. 5.11 yields the transfer function: 
a3(— + sCy) 
V R 
T,A^) = i7: = - . 7-^ (5.18) 
which is a mixed LP/HP first order response. 
In a practical OFC, R^ »R^ and C z « C 2 . Also, the capacitive 
reactance to ground due to Cx is high and can be ignored for lower frequencies 
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{o)«\/R^C^). The input resistance at X-terminal (Rx) is small (s33Q) and 
can also be neglected. Furthermore, the impedance at port Y (Ry //Cy), as well 
as, at port V^ (Rj-//C^) are very high, and may be ignored in the low to medium 
frequency range. The eqn. (5.18) simplifies to LP- characterization: 
, „ ( , ) . ^ , « ^ (5,9) 
5 + 
R2C2 
which indicates only slight lowering of HLP-
Analysis of the high pass transfer function, using the non-idealities, 
gives: 
,_r„ _sa/3CJC2 
s + 
^ . p ( ^ ) = ^ = ^ ' j ^ (5.20) 
The corresponding filter parameters are: 
(^o = -rjr' f^LP = - ^ and H,, = , ^ (5.21) 
/V2C2 -/Vj C2 
It may be noted from eqn. (5.21) that the non-idealities have no effect on pole 
frequency (<y„). Also, the gains are not seriously affected. This is an attractive 
feature of the proposed filter. 
5.4.4 Sensitivity study 
The sensitivities of filter parameters are evaluated with respect to the 
active and passive elements and the results are summarized as: 
S::P=0, 0 = 1 and S^J=l (5.22) 
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It is evident from eqn. (5.22) that all the sensitivities are found to be equal to 
unity in magnitude. Also, the pole frequency (coj of the filter is insensitive to 
the non-idealities of the OFC, i.e., S{co^;a,/3) = 0. 
5.4.5 Design and simulation 
To verify the theory, the LP/HP circuits are simulated using the OFC 
model [11]. Both the filters are designed for/o = 300 KHz with a gain of unity. 
The designed values are: C = 33.4 pF and R = 15.9 KQ. The simulated low 
pass and high pass responses are shown in Fig. 5.13, alongwith, the simulated 
values of 6>„ and gains. These show close conformity with the design. 
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Fig. 5.13 Frequency responses of LP and HP filters 
The effects of non-idealities on the low pass filter parameters at various 
frequencies are also given in Table 5.2. It is seen that filter parameters (cy„ and 
gain) have negligible affect of the non-idealities below 10 MHz. 
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Table 5.2 
/o(LP) 
Theoretical 
300 KHz 
3 MHz 
10 MHz 
30 MHz 
/.(LP) 
Simulated 
299.9 KHz 
3.1 MHz 
10.9 MHz 
32.5 MHz 
HLP 
Simulated 
1.0 
1.1 
1.2 
1.3 
The simulated values of input and output resistances are given in Table 
5.3. It may be seen, that the input resistance is extremely high (« 10'*MQ) in 
comparison to the output resistance, i.e., Rjn » Rout- Hence, the VM sections 
may directly be cascaded to realize higher order filters. 
Table 5.3 
Parameters 
Input Resistance (Rin) 
Output Resistance (Rout) 
Simulated results 
10" MQ 
34.9 xKQ 
5.5 Cascaded OFC-Based Multifunctional Biquadratic Filter 
The generalized building block of Fig. 5.1 has been shown to realize a 
number of useful first order, active RC-filter sections with unconditional high 
input impedance. Hence, these sections are directly cascadable for the 
realization of higher order filter. 
In this Section, two such generalized sections are cascaded and used in 
the realization of multifunctional biquadratic filter (MBF), as shown in 
Figure.5.14. The MBF will be shown to give LP, HP and BP responses through 
component selection. For the plus type OFC, the v-i relations are defined by: 
^ = 0 ' v^=v v,.=z,i,, i,=+i. (5.23) 
The analysis of the circuit of Fig.5.14 yields the following voltage transfer 
function: 
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V YY 
V YY 
(5.24) 
Fig.5.14 OFC based Multifunctional biquadratic filter 
Low pass filter 
If we select,}^ = —, Y^ =G^ +sC2,SLndY^ - —, ^4=^4 ^-sC^, then it 
results in the low pass filter shown in Fig.5.15 (a) with voltage transfer 
function: 
1 
Tu\^) = ''' V. Dis) (5.25) 
where the characteristic polynomial, D(s), is given by: 
D(s) = s^ +s 1 1 
• + -iJjCj i?4C4 
+ • 
/?2^4C'2C4 
(5.26) 
Fig.5.15 (a) Second order LP filter 
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High pass filter 
If we select, Y^^sC^, Y^=Gj+ sC^, Y^ = sC, and Y^=G^+ sC^ then the 
HP fiker of Fig.5.15 (b) is realized having its transfer function: 
T,M--^ 
c c 
D{s) (5.27) 
Fig.5.15 (b) Second order HP filter 
Band pass filter 
On selecting, 7, = sC^, K, = ^^ 2 + -^ Q ,^3=^3 and Y^=G^+ sC^, the band pass 
filter of Fig.5.15 (c) is realized with voltage transfer function: 
C , _ 
(5.28) TsM~ 
Fig.5.15 (c) Second order BP filter 
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From eqns. (5.25), (5.27) and (5.28), it is seen that low pass, high pass 
and band pass responses are realized through appropriate selection of grounded 
admittances and without the requirement of matching conditions. Moreover, 
higher order filters can be realized by cascading the proposed second order 
sections. The pole frequency, bandwidth and the quality factor of the 
realizations are given by: 
6>„ 
R^R^CjC^ BW = 
1 1 
• + • R^Cj R.c, 
pR,R,C,C 
^ ^ ^ 1 1 ^ 
+ R2C2 R^C^j 
(5.29) 
The gains of filters are given by: 
^ip = 
^ . ^ 3 
, n BP /?3(i?2C'2 + R^^CJ^) 
H HP 
c c 
' - " 1 ^ 3 
c c 
*-'2'^4 
(5.30) 
From eqns. (5.29) and (5.30), it can be seen that the gain of LP, HP and 
BP filters can be tuned independently through passive components (Rior R3), 
(C) or C3) and (R3 or CO for LP, HP, and BP filters, respectively. It is evident 
from the expression of pole-Q that the proposed circuit has the limitation of 
realizing only low-Q values, as the denominator is greater than the numerator. 
5.5.1 Non-ideal analysis 
Taking the non-idealities of OFC into consideration the analysis of the 
circuits give: 
(5.31) 
THP(S) 
— ' HP 
,2 Q ^ i ^ z A A ^ i Q 
Dis) (5.32) 
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^o^i^sAAC, 
r (s)=}^ = R3C2C4 / 5 33>> 
where the denominator D(s) remains unaltered, as defined by eqn. (5.26). It is 
also seen that still standard responses are realized. The filter parameters (ci)^,Q 
and BW) also remain unchanged and are given by eqn. (5.29). This is an 
attractive feature of the MBF. The gains of the low pass, band pass and high 
pass filters are given by: 
R^Ri, ^i^n R-^^R^C 2 + R^C ^ ) 
These exhibit slight reduction due to non-idealities. 
5.5.2 Sensitivity study 
The sensitivities of pole-6J„ and pole-Q are evaluated with respect to 
active and passive elements and are given by: 
5""" =-1/2 S^ =-S^ _ [RjC^ C^R^) < 
C^LP —1 QHHP _ 1 off HP _ _ 1 
It is evident from eqn. (5.35) that all the sensitivities are found to be lesser than 
or equal to unity. Also, note that the filter parameters pole fi-equency (coj and 
Q are insensitive to the non-idealities. 
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5.5.3 Design and simulation 
To demonstrate the performance of OFC-based multifunctional 
biquadratic filter, the LPF, HPF and BPF circuits are simulated using PSpice 
simulation. The circuits were designed for/, = 300 KHz at Q = 0.5 for a gain of 
unity. The designed values are: 
LPF: C2 = C4 = 45 pF, R ^ R2 = R3 = R4 = 12 KQ, 
HPF: C, = C2 = C3= C4= 45 pF, R2 - R4 =12 KQ, 
BPF: C = C2= €4= 45 pF, R2 = R3 = R4 = 12 KQ and C, = 2C = 90 pF. 
The simulated LP, HP and BP responses are shown in Fig. 5.16, alongwith, the 
simulation results. These depict close agreements with design. 
Simulated results 
/XKHz) 
300.06 
OBP 
0.54 
HLP 
1.00 
HBP 
1.02 
HHP 
1.00 
30 KHz 
" VLP/Vi 
100 
VBP/Vi VHPM 
300. 06 KHz 
300 KHz 1.0 MHz 
3.0 MHz 
Frequency 
Fig.5.16 Second order MBF response for/, =300 KHz 
In the Table 5.4, the simulated values of input impedance and output 
impedance are given. These exhibit convenient cascadablity of the proposed 
OFC-based MBF. 
Table 5.4 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
10" MQ 
20.3i:Q 
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A new single input multi output, high input impedance second order 
MBF is realized using OFCs. The presented circuit use two plus type OFCs, 
alongwith, four admittances. The realization of LP, HP and BP responses are 
obtained through appropriate selection of admittances without the requirement 
of matching conditions. Moreover," higher order filters can be realized by 
cascading the proposed second order sections. The proposed circuit permits the 
use of only grounded passive components, which is important in IC 
implementation. They also have low sensitivity and give satisfactory 
performance at low supply voltage of ± 0.75V. 
5.6 Realization of OFC-Based Generalized Impedance Converter 
Immittance simulation can be used in the design of oscillators, active 
filters and for cancellation of unwanted parasitic effects. The advent of 
integrated circuit has given significance to the design of simulated inductance 
[72, 74] and FDNR [119-121]. Also, component multipliers [78-79] find wide 
applications in the effective realization of large R and C-values in IC design 
[137], as well as, for convenient tuning of filters and oscillators [73]. 
Active-RC inductance simulators implemented with current conveyors 
and operational conveyors have been reported in literature [72, 74]. However 
these circuits use an excessive number of active and passive components. The 
current controllable FDNRs realized using operational transconductance 
amplifiers (OTAs) in [119] require a large device count. Simpler multiplier 
circuits using OTA in [78-79], enjoy electronic tunability, but suffer from 
limited output voltage swing and operating range. An FDNR realized using 
current controlled conveyors (CCCIIs) [120] enjoys the attractive features of 
wide signal bandwidth and large dynamic range of operation. However, its 
value is temperature-dependent. 
In this Section, an OFC-based novel generalized scheme is given for the 
realization of impedance converter, ideal grounded inductance, FDNR, and R/C 
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multipliers through appropriate selection of passive components. The proposed 
circuit [P9] is realized using grounded passive components and without 
requiring matching constraints. It is superior to earlier circuits [72-79, 119-121] 
in terms of the number of components used, versatility, and operation at low 
supply voltage. 
Fig.5.17 OFC-based versatile building block 
Figure 5.17 shows the versatile active building block. It consists of two 
OFCs, alongwith, three grounded passive impedances. Routine analysis of the 
proposed circuit yields the input impedance: 
Z.M- >,^3 (5.36) 
This becomes the defining equation of an impedance converter. 
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5.6.1 Realization of Grounded Inductance Simulator 
If we select, Z, = Ri, Z3 = R3 and Z2 = I/SC2 in eqn. (5.36), then the 
input impedance is given by: 
- Zin(s) = sC2RlR3 = sLeq (5.37) 
where an ideal grounded inductance (Leq) is realized having 
Leq = C2RlR3 (5-38) 
5.6.2 Realization of Grounded FDNR Simulator 
The component choice of Zi = l/sCj, Z3 = I/SC3 and Z2 = R2, results in 
an input impedance given by: 
where the equivalent ideal grounded FDNR (Deq) is realized with 
Deq = CiC3R2 (5.40) 
5.6.3 Realization of Grounded R-Multiplier 
If we use Zi = Ri, Z2 = R2 and Z3 = R3 in eqn. (5.36), then an 
impedance function is obtained, given by: 
z.M = K.-^ (5.41) 
^ 2 
or 
K=KA (5.42) 
The circuit now realizes R-multiplier having the multiplication factor 
K , = ^ (5.43) 
5.6.4 Realization of Grounded C-Multiplier 
With the component selection of Zi = 1/Ci, Z2 = R2 and Z3 = R3, eqn. 
(5.36) gives the input impedance: 
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Z,M = \lsC,^^-^ (5.44) 
where 
C . - % ^ = K,C, (5.45) 
" R 3 
The circuit now acts as a C-multiplier with a multiplication factor of 
K-^ (5.46) 
It can be seen that the proposed GIC can conveniently realize impedance 
converter, ideal grounded inductance, FDNR, and R/C multipliers through 
appropriate selection of grounded passive elements and without imposing 
matching restrictions. Use of grounded components in the realization is 
attractive for its IC implementation. 
5.6.5 Non-ideal analysis 
If the non-idealities of OFC viz., a ,y,/3, are considered in the analysis 
of proposed circuit of Fig. 5.17, the input impedance is given by: 
Z,„{s)= ^'^^ (5.47) 
arJ3,fi,Z, 
The corresponding non-ideal inductance (Leq), FDNR (Dgq), effective resistance 
(Req) and effective capacitance (Cgq) are respectively given by: 
R.RiC-, 
i^ eq 
ayp.p. 
(5.48) 
Deq = 
O -
^eg -
c -
^eq 
= a/AACiC3R2 
R,R, 
ayl3,p,R, 
ayP,p,C,R, 
R. 
(5.49) 
(5.50) 
(5.51) 
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In the frequency range, / < 1 0 MHz, the parameters a ,Y,P, ^^ e 
frequency independent. Hence, the realized parameters are not seriously 
affected. It may however, be seen that the non-idealness causes slight 
enhancement in the values of simulated L and R and reduction in the FDNR 
andC. 
5.6.6 Sensitivity study 
The sensitivities of the inductor (Lgq), FDNR (Deq), resistance (R^ q) and 
capacitance (Cgq) are evaluated with respect to active and passive components, 
taking the non-idealities into consideration. These are summarized as given 
below: 
aLeq _ i oLeq _ _ « (^Deq _ i <^Deq _ i 
^:« .=U S'-=-\, ^^,,,,^==1 (5.52) 
All the sensitivities are found to be small and attractive. 
5.7 Realization of Multifunctional Biquadratic Filter using OFC-
Based GIS 
The proposed OFC-based ideal grounded inductance simulator (GIS) is 
used in the realization of second order multifunctional biquadratic filter (MBF), 
through L-replacement technique, using an RLC prototype. It provides 
additional standard second order low pass and high pass responses, without 
matching constraints. 
5.7. / Circuit description 
Figure 5.18 (b) shows the realization of second order multifunctional 
biquadratic filter [PIO]. It has been obtained by replacing the inductor of a 
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passive RLC prototype band pass filter, of Fig. 5.18 (a) by the ideal grounded 
inductance sinwilator (Leq), discussed in Sec. 5.6.1, and shown within the dotted 
lines in Fig. 5.18 (b) itself. 
+ 
r' 
F„ 
Fig. 5.18 (a) Prototype passive RLC band pass filter 
Fig.5.18 (b) Multifunctional filter using GIS 
GIS Block for 
L-simulator 
The realization provides band pass (BP) and inverting low pass filter 
(ILP) responses at nodes 1 and 2, respectively. These are given by: 
s 
(5.53) _F, _ R , C , Tsp(s)=^T7 = D{s) 
1 
T,Lp(s) 
_ V2 RjR^Cj C4 
D{s) (5.54) 
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where the characteristic denominator polynomial, D(s), is given by: 
D{s) = s'+ - ^ - + — ' (5.55) 
R4C4 R, R3 C2 C4 
If the input and ground terminals of the filter are interchanged, then high 
pass (HP) and inverting band pass (IBP) responses are realized at nodes I and 2, 
respectively. The HP and IBP transfer functions are given by: 
(5.56) 
i 
D(s) 
s 
R, C2 
D{s) (5.57) 
The important biquadratic filter parameters, viz, pole- co^ and pole-Q, of the 
multifunctional filter are given by: 
o}„ = ^ , Q = R, —^i— (5.58) 
VR.R3C2C/ ^ IRAC2 
For C2 = C4 = C and Ri = R3 = R, the design equations become; 
and the gains of the filters are: 
R R, 
H^p = 1, H,i^p = —-, H„p = 1, H,gp = — . (5.60) 
/V4 K 
It may be seen that the proposed circuit realizes standard second order 
BP, ILP, HP, and IBP responses without the requirement of component 
matching. The quality factor of the filter can be tuned independently by varying 
R4 without disturbing the pole frequency. 
5.7.2 Non-ideal analysis 
Taking into consideration the non-idealities of the OFC, analysis of the 
circuit of Fig. 5.18 (b) provides the following modified BP and ILP responses: 
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T,,(s)=^ =^^ (5.61) 
"^ ^ V, D'(s) 
liP: 
T.ri^^-V =-^^M^ (5-62) 
V, D (5) 
With the interchange of input and ground terminals of the filter, the 
corresponding modified HP and IBP responses are given as: 
(5.63) 
(5.64) T,npi^^y 
D'{s) 
^PiYi 
Ri C2 
D'is) 
where the modified denominator is 
£,'(,) = 5 2 + _ J _ + _ M Z i ^ (5.65) 
R4C4 R, R3 C j C4 
It may be seen that still the filter realizes the original standard second order 
responses. The non-ideal filter parameters of the multifunctional filter are now 
given by: 
col . U i f e ^ , Q^K, mMlK (5.66) 
V R) R3 ^2 C4 y R1R3C2 
Slight reduction in pole-c;^ and pole-Q is observed. The non-ideal gains of the 
filters are: 
f^BP^U Hji^p = ^ , Hf,p = \, H,gp = \ ^ " '' (5 .67) 
R.ocA RyC2 
which demonstrate slight enhancement in HILP and reduction in HiBp. 
5.7.3 Sensitivity study 
The sensitivities of the filter parameters, pole-6;„ and pole-Q, are 
evaluated with respect to active and passive elements and are summarized 
below: 
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rf£y,, cy = - 1 
si=^ (. 2 (5.68) 
All the sensitivities are found to be small, being equal to half in magnitude, 
except for S(Q; R4), which is unity. 
5.7.4 Design and simulation 
The performance of the inductance simulator was verified through 
PSpice. The frequency performance of OFC-based ideal grounded inductor of 
Fig.5.18 (b), was verified by designing it for R, = R3 =10 KQ and C2 = 15.9 
pF. The theoretical value of Lgq obtained from eqn. (5.38) is 1.59 mH. The 
resulting frequency response is shown in Fig.5.19, which gives the simulated 
value of Lgq as 1.51 mH. The simulated-L remains constant over a frequency 
range of 5 MHz. At higher frequencies, the inductance value deviates due to 
the non-idealities of OFC, described in section 5.4.3. In Ref [74], the simulated 
inductance value remained constant over a much smaller frequency range of 30 
KHz only. This clearly shows significant improvement in the high frequency 
performance of our circuit. 
4.0 mH 
500 KHz l.OMHz 3 0MHz lOMHz 
Frequency 
30MHz 
Fig.5.19 Frequency response of OFC-based simulated inductor 
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Next the MBF of Fig. 5.18 (b) was designed for unity gain low pass, 
high pass and band pass responses at/, = 5 MHz. Preselecting, C2 = C4 = 15.9 
pF, R^=R^=R = 1.414 KQ is obtained. This gives the value of R| as 2.83 
KQ for a Q = 0.707. The simulated response of MBF is shown in Fig.5.20, 
alongwith, the simulated results. These are found to be in good agreement with 
the theory, for all the responses. 
1.2 
Gain 
/o(MHz) 
1.01 
Simulated results 
QBP 
0.706 
HLP 
1.00 
HBP : 
1.02; 
HHP 
1.00 
l.OMHz 1.01 MHz l'^  MHz 
Frequency 
100 MHz 30 KHz 100 KHz 
° VLP/Vi • VBP/Vi • VHP/Vi 
Figure 5.20 Frequency responses of OFC-L MBF at 5 MHz 
1.0 GHz 
The yo-tunability of the BP filter was investigated by varying f^ of the 
filter through R3, while keeping Q fixed at 5. Preselecting, C2 = C4 = 15.9 pF, 
R.=R^=R, the response curves corresponding to R3 = 33.36 KQ, 20 KQ and 
10 KQ, respectively, (keeping Q constant) with the values of R4 = 166.5 KQ, 
lOOKQ, 50 KQ. The response curves are shown in Fig.5.21, alongwith, 
simulation results. Only slight reduction is observed in pole-Q. The results also 
exhibit convenient wide range tunability of/, with R3. 
Next, independent tuning of Q was demonstrated by designing the BP 
filter for a fixed / , = 500 KHz and changing its Q through R,. The 
corresponding results for Q = 5, 10 and 25 are obtained respectively, by 
selecting R4 equal to 100 KQ, 200 KQ and 500 KQ. In Fig.5.22, convenient 
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tuning of pole-Q at a constant pole frequency fo of 500KHz is exhibited. The 
simulated and theoretical values of Q are shown in Fig. 5.22. All the results 
demonstrate close conformity between theory and simulation. 
1.2 -1 
0.8 
Gain 
0.4 ^ 
/ „ = 1 M H E 
Simulated results 
fo 
300.01 KHz 
500.04 KHz 
1.07 MHz 
Q 
4.68 
4.54 
4.45 
HBP 
1.00 
1.01 
1.02 
30 KHz 
500.04 KHz 
100 KHz 300 KHz 1.0 MHz 
Frequency 
3.0 MHz lOMHz 
Fig.5.21 Frequency Tuning of BPF (/o) at constant Q = 5 
(i) fo= 300 KHz (ii)X= 500 KHz (iii)/«= 1 MHz 
Frequency 
Fig.5.22 Tuning of Q at constant/^  = 500 KHz (i) Q = 5 (ii) Q = 10 (iii) Q = 25 
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A versatile active circuit is given for the realization of an impedance 
converter, ideal grounded inductance, FDNR, and R/C multipliers through 
appropriate selection of passive components. The proposed circuit is realized 
using- grounded passive components without matching constraints. As an 
application, the proposed grounded inductance simulator is used to realize an 
MBF, which provides LP, BP and HP filters. The filter enjoys attractive 
features, such as, low component count, low sensitivity performance, low 
voltage operation, high Q realization, independent Q-tuning of the filter. 
5.8 Realization of MBF using OFC-Based FDNR 
Fig. 5.23 (a) CRD- version of an RLC prototype band pass filter 
In this Section, the usefulness of FDNR of Sec. 5.6.2 is demonstrated in 
the realization of second order multifunctional biquadratic filter [Pll]. It has 
been obtained by replacing the FDNR of a CRD-transformed version of a 
passive RLC prototype band pass filter (shown in Fig. 5.23 (a)) by ideal 
grounded FDNR (shown within dotted lines in Fig.5.23 (b)). The 
corresponding MBF is shown in Fig. 5.23 (b). The filter provides band pass 
(BP) and inverting high pass (IHP) filter responses at nodes 1 and 2, 
respectively. These are given by: 
sC,_ 
R 
(5.69) 
(5.70) 
i 
T,Hpis)=^ 
D(s) 
s'C, 
Ds) 
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where the denominator D(s) is 
Dis) = s'+ '^^ 
V^ I V^T r v 2 
+ Rj R4 C| C3 (5.71) 
If the input and ground terminals of the MBF are interchanged, then low 
pass (LP) and inverting band pass (IBP) responses are realized at node 1 and 2, 
respectively. The LP and IBP transfer functions are given by. 
I 
" r 
(5.72) T,As)=^ = ^'^'^'^' V, D{s) 
TiBpisy 
F, C,R. 
K D(s) 
(5.73) 
FDNR Block 
Fig.5.23 (b) OFC based Multifunctional filter using FDNR 
The biquadratic filter parameters, viz., pole-£w„ and pole-Q of the MBF 
are given as: 
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«o = ^ , Q = ~P^^ (5.74) 
"2 i^4 ' - | ' - 3 
ForCi = C 3 - C andR2 = R4=R, 
co,=^, Q = ^ , H,p=l (5.75) 
i?C C, 
c c 
^mp^-TT' ^LP=^^ ^iBP=-^ (5.76) 
As in the previous section, it may be seen that, the proposed circuit 
realizes LP, BP and HP responses without requirement of component matching. 
The quahty factor of the filter can be tuned independently by varying C4, 
without disturbing the pole frequency. The filter also enjoys attractive features, 
such as, low component count, low sensitivity performance, low supply voltage 
operation and suitability to IC-fabrication. 
5.8.1 Non-ideal analysis 
Taking non-idealities of the OFC into consideration, analysis of the 
MBF provides the following modified band pass and inverting high pass 
responses at nodes 1 and 2, respectively, given by: 
T^^^,j=^ . C A ^ ^ M ^ (5.77) 
"' V, D'is) 
T,Hpis)=-=-^^^ (5.78) 
where the modified denominator, D\s), is given by: 
D\s) = s'^ "^ + ^  (5.79) 
After interchange of input and ground terminals of the filter, the 
corresponding modified low pass and inverting band pass responses realized at 
node 1 and 2, are respectively given by: 
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1 
F, ^ ^ M , C £ 3 ^ , A r ^ (5.80) 
''^ V^ D'(s) 
T,A^)-^=-^'^^ (5.81) 
V, D'{s) 
The corresponding filter parameters of the MBF are 
. = ' , Q = ± P^-^-^3"'^-^-^- (5.82) 
For R< 10 MHz, slight o)^ -enhancement and Q-reduction are observed due to 
the device non-idealness. The gains with non-idealities are: 
/ / f i P = l , ^ /wp = 7 r " ^ ' • ^ i / ' = ' ' f^iBP = ^ ' ' ^ ' ( 5 . 8 3 ) 
C j a , / ? , R4C, 
and show slight enhancement in HIHP and reduction in HiBp. 
5.8.2 Sensitivity study 
The passive sensitivities of the fdter parameters, co^ and Q, with respect 
to active and passive components are evaluated and are summarized below: 
c"" — __ s'*? — 1 92 _ _ 
-^ /e^ .Ci.c, =~' '^ fl'f.A.n,,^ : ~ ~ ^ ' '^ «,,A,,r2,A ~ ^ (5.84) 
All the sensitivities are found to be low, being equal to half in magnitude. 
5.8.3 Design and simulation 
The performance of the FDNR based multifunctional filter was verified 
through PSpice simulation. The filter was designed for unity gain low pass, 
band pass and high pass responses at Q = 0.707, /„= 500 KHz. Preselecting, C3 
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= C4 = 18 pF, R2 = R4 = R is obtained as 25 KQ. This gives the value of Ci = 
8.99 pF. The responses, alongwith, the results are given in Fig.5.24. These are 
found to be in close conformity with the design. 
1.2 
Simulated results 
/o(KHz) 
500.02 
QBP 
0.704 
HLP 
1.00 
HBP 
1.03 
HHP 
1.00 
10 KHz 30 KHz 
a VHP/ Vi n VLP/ Vi 
500.07 KHz 
100 KHz 300 KHz 1.0 MHz 3.0 MHz 10 MHz 30 MHz 
VBP/ Vi Frequency 
Figure 5.24 Frequency response of LP, BP and HP responses at/o= 500 KHz 
The /„-tunability of the BP filter was investigated by changing /„of the 
filter through R2 and keeping Q fixed at 4. Preselecting, C| = C3 = 15.9 pF, R2 = 
R4 = R, gives the corresponding C4 = 3.97 pF. The response curves at R2 = 33.3 
KQ, 20 KQ, 10 ¥Si, respectively, corresponding to/„ = 300, 500, 1 MHz are 
given in Fig.5.25. A convenient wide range tunability of / , with resistor R2 is 
exhibited. 
Next, independent tuning of Q was demonstrated by designing the BP 
filter at /„=100 KHz and changing its Q through C4. The corresponding resuhs 
for Q =5, 10 and 20 are obtained with capacitor values, C4 = 3.18 pF, 1.59 pF, 
0.795 pF, respectively. The curves are shown in Fig.5.26 and exhibit 
convenient tuning. The simulated and theoretical values of Q are given in Fig. 
5.26. All the results are once again seen to be in close agreement with the 
theory. 
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300.03KHZ 
500.05 KHz 
1.07 MHz 
0 
4.78 
4.56 
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Fig.5.25 Frequency Tuning of BPF (fo) at constant Q = 4 
(i)/o= 300 KHz (ii)/o= 500 KHz (iii)/o= 1 MHz. 
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Theoretical Q 
5 
10 
20 
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4.92 
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300 KHz lOMHz 
Fig.5.26 Tuning of Q at constant^ = 100 KHz 
(i)Q = 5(ii)Q=10(iii)Q = 20 
The proposed multifunctional filter is free from matching requirements. 
It also enjoys attractive features, such as, low component count, very low 
sensitivity performance, low supply voltage operation (± 0.75V) and suitability 
to IC-fabrication. 
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5.9 Insensitive VM Universal Biquadratic Filter using Two OFCs 
By Universal Biquadratic Filter (UBF), we imply a multifunctional filter 
which realizes all standard second order responses, viz., LP, HP, BP, BE and 
AP. There is a growing interest in designing such filters with multi inputs and 
single output (MISO) [48-52], because of the following advantages: (i) 
realization of different filter functions from the same circuit based on the 
selection of input excitations, (ii) reduced component count of both active and 
passive components as compared to single input and single output (SISO) 
MBFs, (iii) enjoying greater versatility and simplicity in design, (iv) reduced 
cost and (v) superior performance. Recently, many voltage mode universal 
biquadratic filters with multi inputs and single output (MISO) structures have 
been proposed [48-52, 106]. The circuits in [49, 52] have the drawback of use 
of excessive number of active and passive components. Circuits of Ref [50, 51] 
require excessive number of passive components and have complex matching 
constraints. In [48,52], inverting voltage signal is additionally required to 
realize all pass function, which adds to one more active device. Recently in [53, 
54, 106-107], VM universal biquadratic filters have been reported, which 
employ large numbers of active and passive components. In Ref [106], OFC-
based VM multi inputs and single output UBF is realized using two OFCs, 
alongwith, seven passive components. Recently in Ref [107], an OFC-based 
voltage mode single input and multi output (SIMO) UBF is realized using four 
OFCs and ten grounded and floating passive components. 
In applications where power consumption and IC implementation are 
important, the number of active elements employed becomes important. Taking 
this into consideration, a novel voltage mode universal biquadratic filter with 
multi inputs and single output is presented. It uses only two MO-OFCs, 
alongwith, two resistors and two capacitors in its realization. The filter uses 
low count of active and passive components and provides five standard 
responses, through appropriate selection of inputs. The OFC- based UBF 
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enjoys attractive features, such as, low active and passive component count, 
low sensitivity performance and realization of all standard biquadratic 
responses, over previously reported circuits [48-107]. 
5.9.1 Circuit description 
r, z; 
MO-OFCZ; 
c. 
MO-OFC z; 
X, w. c. 
< • 
Fig. 5.27 MO-OFC based MISO universal biquadratic filter 
The proposed circuit of the MISO universal biquadratic filter is shown 
in Fig. 5.27. It employs only two multi output operational floating conveyors 
(MO-OFCs), along with, two capacitors and two resistors. The MO-OFC is 
characterized by: 
Routine analysis of the UBF gives the voltage transfer function as: 
(5.85) 
r 
s%+s 1 
\ 
F = • 
yRjC^ R2C2 J + 
r, 
K^R.^^2 
Dis) 
where the denominator polynomial, D(s), is given by: 
1 D(s) = s' +s + 
(5.86) 
(5.87) 
From eqn. (5.86), various filter responses are obtained through appropriate 
selection of the input signals, as given in Table 5.6. 
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Table 5.6: Realization of Standard Second Order Responses 
Type of Filter 
High pass filter 
Band pass filter 
Low pass filter 
Band elimination 
filter (Notch) 
All pass filter 
Input Conditions 
V3 = Vi„,V, = V2 = 
0 
V2 = Vin,V, = V3 = 
0 
V,=V2 = V,„,V3 = 
0 and Ri= R2 
V, = V2=V3=V,n 
and Ri= R2 
V,=V2 = V3=Vin 
and Ri - 2R2 
Transfer Function Realized 
V v^  
V,„ D(s) 
s 
V R C 
1 
^ V, D(s) 
2 1 
s + 
j ^ (^)-^BE _ RiRiCiC^ 
"' V, D(s) 
2 1 1 
s -s + — 
rp f^\-^AP R\C2 R^RjC^C^ 
"^^ V, " D{s) 
It may be noted that the realizations of HP and IBP responses in [case (i) 
to (ii)] do not require any matching constraints. The constraints in the case of 
LP, BE and AP cases are also simple to satisfy through design, particularly in 
monolithic technologies, where inherently matched characteristics are 
available. 
The pole frequency- &>„ and the pole-Q of the proposed UBF are: 
<y„ = 
.y//?ji?2C,C2 i?2 C, 
(5.88) 
The gains of the UBF are given by: 
n ffp — 1, H i^p = 1, ti gi; = I, H ^p = I, njgp =-— 
R-, 
(5.89) 
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5.9.2 Non-ideal analysis 
Taking the non-idealities of MO-OFC into account, the port 
relationships are characterized by: 
' ;=0 , v^ = /3vy^ v„, =z,i;, /,^==«/,„, /\. =ri,„. (5.90) 
with such non-idealities, the characteristic polynomial of the transfer functions 
is modified to 
DXs) = 5^+5-^+'" '^ '^^^^ (5.91) 
The non-ideal filter parameters become: 
^, ^ oAh^ Q.^L Wj^hMl. (5.92) 
Also, the non-ideal gains of the UBF are given by: 
R\OC 2^2 H„p = 1, H^^p = 1, Hgi; = 1, H^p = 1, H,Bp = ' ^ J (5.93) 
It may be seen that in low to medium frequency ranges, the non-idealities do 
not have significant effect on filter parameters. The gains remain invariant, but 
results in slight reduction in pole-fij„ and pole-Q values. 
5.9.3 Sensitivity study 
The sensitivities of filter parameters, pole-ft>^  and pole-Q, are evaluated 
with respect to active and passive components and are summarized below: 
C^o _ 1 C^o _ 1 
•^ Rj.Q.A = ~ ^ ' '^fi„c„a,,^„r, = ' ^ ' -^ r, "^"^ (5.94) 
From eqn. (5.94), it is clear that all the active and passive sensitivity figures are equal 
to half in magnitude, which is an attractive feature of the circuit. Only S (Q; y^) is 
slightly higher, being unity in magnitude. 
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5.9.4 Design and simulation 
To demonstrate the performance of universal biquadratic filter, the 
circuit is simulated using novel MO-OFC model of Sec. 2.2.6. Initially the 
UBF was designed for, / ,= 3 MHz at Q = 0.707 for gain of unity. For Rj = R2 
= R = 1.59 KQ, eqn. (5.88) yields C, = 47 pF and C2 = 23 pF. The simulated 
UBF response is shown in Fig. 5.28, along with, simulated parameters. It 
shows close agreement with the theory. 
1.2 
Gain 
0.4-
MMHz) 
3.1 
QBP 
0.703 
_ 
Simulated results 
QBE 
0.701 
HLP : HBP 
1.00 [[1.00 
HHP 
1.00 
HBE 
1.00 
HAP 
1.01 
3.1 MHz 
100 KHz 300 KHz lOMHz 3.0MHz lOMHz 
Frequency 
t! VAP/ Vi o VHP/ Vi a VLP/ Vi o VBP/ Vi a VBE/ Vi 
30MHz lOOMHz 
Fig. 5.28 The simulated MO-OFC based UBF response at / ,= 3 MHz 
The UBF was then tuned by controlling the resistor R2. The BP 
responses corresponding to/o = 300 KHz,^ = 500 KHz, and/o = 1 MHz at a 
constant Q of 5 are shown in Fig. 5.29, alongwith, simulated values of filter 
parameters. The results once again give close agreement with the theory. 
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Fig. 5.29 Frequency tuning of BPF at constant Q = 5 
A new, multi inputs and single output voltage mode universal 
biquadratic filter employing only two low voltage MO-OFCs alongwith, four 
passive components is presented. The circuit realizes all standard biquadratic 
responses. The filter has attractive features, such as, low active and passive 
component count, low sensitivity. The filter was also designed and verified 
using PSpice with convincing results. 
5.10 Conclusion 
This Chapter considers a wide variety of OFC-based voltage mode 
circuits suitable as building blocks in ASP systems. A versatile building block 
is given using an OFC, alongwith, two grounded admittances. It is used in the 
realization of a number of useful OFC-based circuits, such as, inverting and 
non-inverting amplifiers, ideal integrator and differentiator, first order active-
RC LP and HP sections. The unconditional high input impedance of the 
generalized circuit is used in the realization of the MBF, giving LP, HP and BP 
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characteristics through appropriate selection of components. All the realized 
circuits are studied in detail. 
An OFC-based versatile Generalized Impedance Converter (GIC) is 
presented. It is used in realizing ideal Grounded Inductance Simulator (GIS) 
and ideal grounded FDNR. The building block is also utilized in obtaining 
grounded R and C multipliers. All the functions are obtained without the 
requirement of matching constraints. The OFC-based GIS and FDNR are used 
in the realization of respective MBFs through component replacement scheme. 
The realized MBFs do not have restrictions on realization of high Q values and 
also exhibit convenient independent tunability of pole-Q. 
A novel canonic voltage mode UBF is given using only two MO-OFCs 
and four passive components. The UBF realizes all five standard filter 
responses through appropriate selection of input excitation. The circuits are 
studied and found to have attractive performance. 
All the realizations, briefly described above are studied in detail. The 
sensitivity study shows the circuits to have reasonably low parameter 
sensitivities. Realizations of ideal parameters and responses do not suffer firom 
the requirement of matching constraints. They are also studied by taking into 
consideration the non-idealities of the device. These are found not to have 
serious effects on the circuit performance in the frequency range around 10 
MHz with the device model used in the investigations. Finally simulation study 
is carried out for all the novel circuits, which clearly demonstrates close 
agreement with the theory. 
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CHAPTER 6 
CURRENT MODE ASP CIRCUITS USING OFC 
6.1 Introduction 
Basically an OFC is a current mode (CM) device and is highly suitable 
in the realization of CM circuits. As has been pointed out earlier, such circuits 
have a number of attractive features, which have made them an obvious choice 
of the circuit designer. 
This Chapter' discusses the realization and study of some novel and 
useful CM circuits, which find applications in ASP. A versatile OFC-based CM 
Basic Building Block (BBB) is given. It is used in the realization of inverting 
and non-inverting current amplifiers in Sec. 6.2, ideal integrator and 
differentiator in Sec. 6.3, first order LP and HP filter sections in Sec. 6.4, and a 
first order AP filter in Sec. 6.5. The BBB is also used in the realization of 
second order OFC-based band pass filter in Sec. 6.6. Using the non-interactive 
property of the building block, an MBF is obtained in Sec. 6.7, which provides 
LP, BP and HP responses. A low component scheme is given for the realization 
of insensitive CM UBF in Sect.6.8, it is shown to realize all standard second 
order responses. Finally, in Sec. 6.9, cascade form of design is used in the 
realizations of fifth order (odd n) and an eighth order (even n) CM LP 
Butterworth filters. The BBB used in the realization is the CM UBF derived 
earlier. All the circuits considered in the Chapter are critically studied for their 
sensitivities, matching constraints and performance with non-ideal devices. The 
theory is verified through PSpice simulation for all the circuits. 
' Authors' paper [PI2] is based on this chapter 
6.2 OFC-Based Current Mode Basic Building Block 
Figure 6.1 shows a versatile current mode BBB [P12], realized with an 
OFC as the active device, alongwith, only two grounded passive admittances. 
For an OFC, the v-i relations are defined by: 
iy = 0 ' v ^ = ^ ' V,., = z , / ; /, = ±/.. (6.1) 
Fig.6.1 OFC-based BBB topology 
Routine analysis of the circuit yields: 
/ Y (6.2) 
By convention, positive is taken for OFC+, when both /, and /\, flow 
simultaneously towards or away from the operational floating conveyor. The 
negative sign is for OFC-, indicating the current flow in opposite direction. The 
proposed circuit will be shown to be useful in the realization of inverting and 
non-inverting amplifiers, ideal integrator, differentiator, first order and second 
order cascadable filter sections, without imposing matching conditions. 
6.2.1 Realization of Inverting and non-inverting amplifiers 
By selecting, Yj = Gi and Y2 = G2, the basic topology of Fig. 6.1 
realizes OFC-based CM inverting and non-inverting amplifiers. These are 
shown in Fig.6.2 and have the transfer fiinction: 
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Ms)- I. R, (6.3) 
It is evident from eqn. (6.3) that inverting or non-inverting amplifiers can be 
obtained from the same circuit by using negative (Z") or positive (Z^) output 
Z-terminals of OFC. 
Fig.6.2 OFC-based current amplifiers 
6.2.2 Non-ideal analysis 
Here we consider the non-idealities of OFC, viz., frequency effects and 
parasitic effects, in the realization of CM amplifiers. 
(a) Frequency effects 
Taking the non-idealities, frequency dependenta(5),/?(5)and7(5) of the 
OFC into consideration, the current transfer function of non-inverting amplifier 
of Fig. 6.2 is given by: 
AM-^ = apR^ 
/, {s + coJ{s + cOp)R^ 
(6.4) 
It is evident from eqn. (6.4) that two exfra poles appear due to single 
pole roll off model of the device non-idealities. Their effect on the frequency 
response can however be minimized if the operating frequencies are selected 
sufficiently smaller than the current and voltage comer frequencies of OFC 
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{(0^,0)p). In low to medium /-range (/<10MHz), the frequency effect can 
safely be neglected. 
(b) Parasitic effects 
Using the parasitics of the OFC into consideration, the analysis of the 
circuit of Fig. 6.2 yields the transfer liinction: 
A(s) = ^ = ^ (6.5) 
" /, (G.+sCy+Gy) 
or 
./^(i-.-i-i-) 
A„is) = ^f= ,^ ' f' f^ ^ (6.6) 
I\.2 i\-Y -A py 
It may be noted that in eqn. (6.6), the values of the parasitic impedance (Z,), 
resistance (Ry) and reactances (X^^^andX^y) are many magnitude higher than 
the circuit resistances R^andR^. Hence, over the entire range of low and 
medium frequency range (/<10MHz) they are ineffective. This simplifies 
eqn. (6.6) to eqn. (6.7). 
Ms)-^ = ^  (6.7) 
which exhibits slight reduction in current gain. 
6.2.3 Sensitivity study 
The active and passive sensitivities of gains of non-inverting and 
inverting amplifiers are evaluated and are found to be reasonable. These are 
summarized below: 
5 ^ = - l , 5^;=1, S^:,=\ (6.8) 
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6.2.4 Design and simulation 
To verify the theory for the proposed circuits, the amplifiers were 
simulated using OFC model of Ref [11] with PSpice at a supply voltages of + 
0.75V. To study the transient response of the CM inverting and non-inverting 
amplifiers, these were designed for gains of 2 and 4, respectively. Presecting 
the input current, Iin = I pA with Ri = 10 KQ, the resistance R2 is obtained as 
20 KQ and 40 KQ, respectively, corresponding to gains of 2 and 4. Time 
domain responses of OFC-based CM inverting and non-inverting amplifiers are 
shown in Fig. 6.3 and Fig. 6.4, respectively. 
4.0uA " 
2.0uA " 
Gain 
OA-
20uA -
-4.0uA 
I i n / / . \ Gain = 2 / 
\ ^ ^ Gain = 4 / \ 
Os 0.5US l.Ous l,5us 2.0US 2.5us 3.0us 
Time 
Fig. 6.3 Input and output current waveforms for inverting amplifier 
4,0uA 
-2.0uA 
-4 0uA 
3.0US 
Fig. 6.4 Input and output voltage waveforms for non-inverting amplifier 
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It is observed that the results are in close conformity with the theory. 
Also, at the frequency of 1 MHz, the THD was found as 0.9% for both 
inverting and non-inverting amplifiers. 
The frequency response of inverting amplifier circuit for gain of 2 and 4 
are shown in Fig. 6.5. It is observed that the circuit has bandwidth of 59 MHz 
and 36 MHz for gains of 2 and 4, respectively. Also, the frequency responses 
of non-inverting amplifier at gains of 2 and 4 are shown in Fig. 6.6. It is now 
observed that the circuit has bandwidth of 85 MHz and 48 MHz for a gain of 2 
and 4, respectively. This shows superior high frequency performance of non-
inverting amplifier. 
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Fig.6.5 Frequency response of OFC-based inverting amplifier 
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Fig. 6.6 Frequency response of OFC-based non-inverting amplifier 
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In this Section, inverting and non-inverting amplifiers are realized using 
single OFC, alongwith, two grounded resistors. They have the advantages of 
low component count, superior high frequency performance and convenient 
operation at low supply voltage of ± 0.75volt. In the next Section, the basic 
topology is used for the realization of ideal inverting and non-inverting 
integrator and differentiator circuits. 
6.3 CM Ideal Integrator and Differentiator 
Active-RC integrator and differentiator circuits are popularly used 
building blocks in various signal processing applications, such as, active filters, 
process controller, waveform generator and calibration circuits. Many active-
RC integrators and differentiators have been reported in literature [112-118]. 
However, most of these circuits [114-117] are in dual input voltage mode 
operation and use an excessive number of passive and active elements, besides 
requiring passive elements matching to realize ideal transfer function. 
In this Section, simple CM ideal integrator and differentiator circuits 
[P12] are realized from the generalized scheme of Fig. 6.1. Each employs only 
a low voltage CMOS operational floating conveyor, alongwith, two grounded 
passive components. 
6.3.1 Ideal integrator 
By selecting, Yj = Gi and Y2 = SC2, ideal current mode integrator is 
realized from Fig. 6.1. The circuit is shown in Fig. 6.7 and its analysis yields: 
where r, = R^C^ is the time constant of the ideal integrator. It can be seen from 
eqn. (6.9) that both ideal inverting and non-inverting integrators can be realized 
using only a + OFC, alongwith, grounded R, C components. Also, the 
integrator's time constant (r,) can be tuned linearly by a single resistor (Ri). 
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Fig. 6.7 OFC-based ideal integrator 
6.3.2 Ideal differentiator 
For the component choice of Yi = sCi and Y2 = G2, an ideal 
differentiator, shown in Fig. 6.8, is reahzed with, 
r ,(5) = - ^ = +5/?,C, = ± 5 r . (6.10) 
where r^  = RjC^, is the time constant of the differentiator. It can once again be 
seen from eqn. (6.10) that both the inverting and non-inverting ideal 
differentiators can be obtained by using an ± OFC. Also, the time constant (r^) 
can easily be tuned by single resistor (R2). 
Fig. 6.8 OFC-based ideal differentiator 
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6.3.3 Non-ideal analysis 
Taking into consideration the non-idealities of the OFC, analysis of the 
circuit yields the transfer functions for non-inverting/inverting integrator as: 
r , (5 )=^ = ± - 2 ^ = — (6.11) 
/ , sR^C2 STi 
R C 
where r, = ± ' ^, is the time constant. 
Similarly, the non-ideal analysis of differentiator of Fig.6.8 yields the 
transfer function: 
T,is) = ^ = ±sa/3R,C, (6.12) 
wherer^ =±aj3 R^C^, is the time constant. In the low to medium /-range, 
( / < lOMHz), only slight r, -enhancement and T^ -reduction are observed. 
6.3.4 Sensitivity study 
The sensitivities of the integrator and differentiator time constants, r^  
and Tj, are evaluated with respect to active and passive components and are 
given by: 
Sk,c.=l -^ t^c =1 K:, = -U 5::,=1 (6.13) 
All the sensitivities are found to be unity in magnitude. 
6.3.5 Design and simulation 
To verify theory of the proposed circuits, these are simulated using 
PSpice. A rectangular waveform lin of 1 /z^(PP) at 100 KHz, shown in Fig. 6.9 
(a), is applied to the integrator, having the design values of R] = 25 KQ and C2 
= 75 pF. The output is found to be a triangular waveform of 1.8/i4(PP), as 
shown in Fig 6.9 (b). The simulated output clearly demonstrates the conversion 
of rectangular wave signal to a good quality triangular wave. 
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Fig.6.9 Simulated (a) input and (b) output responses of tiie integrator 
Similarly, a triangular waveform Ijn of 1/^ 4 (PP) at 100 KHz, shown in 
Fig. 6.10 (a), is applied to a differentiator having designed values of Cj = 5 pF 
and R2 = 10 KQ. The output is a square wave with 20 nA (PP), as shown in 
Fig. 6.10 (b). Once again, the simulated result for output shows good quality 
conversion of a triangular waveform to square waveform. 
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Fig. 6.10 Simulated (a) input and (b) output responses of differentiator. 
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In this Section, new active CM inverting and non-inverting integrator 
and differentiator circuits are presented using Operational Floating Conveyor 
(OFC) and grounded passive R/C components. Both integrator and 
differentiator have linear control of time constant by varying single resistor Ri 
and R2, respectively. The proposed circuits are expected to find applications in 
instrumentation systems, signal processing circuits and analog filters. The 
realizations are free from matching constraints. The circuit also enjoys the 
advantages of low component count, low sensitivities, single resistor tunability, 
reliable high frequency performance, use of low supply voltage and suitability 
to IC-fabrication. 
6.4 First Order LP and HP Filter Sections 
In this Section, realization of novel current mode first order filters from 
the generalized scheme of Fig. 6.1 is given. The first order LP and HP filter 
sections are realized through appropriate selection of admittances in the BBB. 
6.4.1 Low pass section 
For Yi = Gi and ¥2 = 62+ SC2, the basic topology of Fig. 6.1 realizes a CM low 
pass filter, shown in Fig. 6.11. 
Fig. 6.11 OFC-based CM low pass filter 
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It consists of a single OFC+, alongwith, two grounded resistors and single 
grounded capacitor. Analysis yields the following current transfer function: 
T,,{s) = ^ = 
MC^R, 
s + -
1 
(6.14) 
CjR^ 
6.4.2 High pass section 
By selecting, Yi = sCi and ¥2 = 62+ SC2, a first order current mode high 
pass filter is realized, as shown in Fig. 6.12. It consists of a single OFC+, 
alongwith, two grounded capacitors and single grounded resistor. Routine 
analysis yields the current transfer function as: 
r„,(.)=i=^SI£i. 
S + -
CiRi 
The circuit parameters are: 
«„ =\IR^C^, H,p = Rj IR^ and H„p = C, / Q 
(6.15) 
(6.16) 
C^-^ R; 
Fig. 6.12 OFC-based CM high pass filter 
It can be seen from eqn. (6.16), the gains of LP and HP filters are 
independently tunable through Ri and Ci, respectively, without disturbing the pole 
frequency {(o^). 
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6.4.3 Non-ideal analysis 
Taking into account the non-idealities of the OFC, analysis of Fig. 6.11 
yields the low pass filter transfer function as: 
/„ ^ aJ3/R,C, (6.17) 
R2C2 
Similarly, non-ideal analysis of Fig. 6.12 gives the high pass filter transfer 
function: 
I„ sapCJC. 
'• s . . ' 
(6.18) 
R-fi^ 
The filter parameters are now given by: 
1 apR^ , „, apc^ 
"^o^TT^^ ^LP=-^^^H'„,^-^ (6.19) 
A2C2 A, C j 
It may be noted from eqn. (6.19) that the non-idealities have no effect on pole 
frequency (<y„), which is an attractive feature of the filter. However, slight 
reduction in gains takes place. 
6.4.4 Sensitivity Study 
The sensitivity parameters are evaluated with respect to active and 
passive elements and are given as: 
K:P=^^ 0 = 1 and S"„-=\ (6.20) 
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It is evident from eqn. (6.20) tiiat all the sensitivities are found to be equal to 
unity in magnitude. Also, note that the pole frequency (<y„) of the filter is 
insensitive to the non- idealities. 
6,4.5 Design and simulation 
To evaluate the performance, the circuits are simulated using OFC+ model 
[II]. The LP and HP filters are designed for/o = 300 KHz. The designed values are Ci 
= C2 = 21.22 pF and R, = R2 = 25 KQ. The simulated LP and HP responses are 
shown in Fig. 6.13, with the simulated value of cutoff frequency,/> = 300.09 KHz. 
They show good agreement with the design. 
1.2 1 
Simulated results 
/„(KHz) 
300.09 
HLP 
0.99 
HHP 
1.00 
OKHz 
n VLP/Vi 
30 KHz 
a VLP/Vi 
100 KHz 
300. 09 KHz 
300 KHz 
Frequency 
l.OMHz 3.0MHz lOMHz 
Fig. 6.13 Frequency response of LP and HP filters 
Table 6.1 gives the simulated values of input and output impedances. These 
depict convenient cascadablity, of the proposed CM circuit, as Rout» Rin-
Table 6.1 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
25 KQ 
31.76 MQ 
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These current mode OFC-based first order sections are cascaded and can 
be used to realize high frequency, higher order low pass and high pass filters. It 
enjoys all the attractive features mentioned for the CM realizations derived 
earlier from the generalized scheme of Fig. 6.1. 
6.5 First Order All Pass Filter 
First order all pass (AP) filters are widely used in analog signal 
processing for applications in communication systems, such as, equalizers, 
realization of band pass filters [130] and oscillators [129]. Several current 
mode first order all pass filters are available in literature. The circuits given in 
references [130,131,132, 133] suffer from the use of floating capacitors or 
resistors. In [135], several first order current mode all pass filters were realized 
using two CCIIs and four grounded passive components. Recently in [136], 
first order current mode all pass filters were realized using two CCIIs and three 
grounded passive components. These also have the advantage of high output 
impedance. However, these circuits suffer from the drawback of using large 
number of active and passive components. 
6.5.1 Circuit description 
This Section, gives a novel CM all pass filter realization using single 
low voltage OFC+ and two grounded admittances. It is also realized from the 
generalized current topology of Fig. 6.1, by applying a common input (/,„) to 
both the X and Y-terminals, as shown in Fig. 6.14. Routine circuit analysis 
yields the current transfer function: 
TA^)=^'f--^^ (6.21) 
Through admittance selection, 7, = G, + ^C, , ¥^=0^, eqn. (6.21) becomes, 
r , ^ ( , ) . Z - . : ^ i j : i ^ L ± £ ^ (6.22) 
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By using in eqn. (6.22), the condition, G2 = 2Gy, the circuit realizes a first order 
all pass section with. 
T,ri^) = lou. G,-sC, R,C, 4 G.+.C, _^^  
R,C, 
(6.23) 
where co„ = 
" ^,C, 
(6.24) 
Fig. 6.14 OFC CM all pass filter 
It may be seen that the design constraint, i?, = 2Rj, is easy to satisfy 
practically in implementation of the filter. The proposed circuit will be shown 
to have high output impedance, which helps in realization of higher order 
filters through cascade approach. Also, the use of only one OFC and grounded 
capacitor and resistors is attractive from the point of view of IC fabrication. 
6.5.2 Non-ideal analysis 
Taking into account the non-idealities of the OFC, as discussed in Sec. 
2.3.3, the transfer function becomes. 
T,pis) = /„„, _ aj3Y^-aY^ _ al3G^-a{G^ + sC,) 
G,+5C, 
(6.25) 
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Only minor effects of non-idealities are exhibited in eqn. (6.25), with »„ still 
given by eqn. (6.24). 
6.5.3 Sensitivity study 
The sensitivity of cutoff frequency (c; J is evaluated with respect to 
active and passive elements and is given as 
(6.26) 
6.5.4 Design and simulation 
To evaluate the performance of the current mode AP filter, the circuit is 
simulated using OFC+ model [11]. The circuit was designed at a pole 
frequency,/o = 2.5 MHz, with designed values of Ri = 20 KQ, R2 = 10 KQ and 
C == 3.18 pF. The gain and phase plots for the circuit are shown in Fig. 6.15. 
40 ' 
Gain 
(dB) 0-
-40 
'out/ 'in — 
Theoretical 
lout/ Mn -
Simulated 
Simulated results 
Phase(deg) 
90 
/o(MHz) 
2.502 
Phase -90d 
(deg) 
-200d 
-400d 
10 KHz 
2.502 MHz 
100 KHz 1 OMHz lOMHz lOOMHz 500MHz 
Frequency 
Fig.6.15 Gain and phase plots for the proposed APF 
It is evident from the gain plot that the gain remains almost constant up 
to 100 MHz, after which it starts deviating due to the non-idealities. A phase 
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shift of 90° is obtained at the frequency of 2.502 MHz, which closely agrees 
with the design. 
The time domain input and output response at 2.5MHz is shown in Fig. 
6.16. As expected the output current is 90° phase shifted with respect to the 
input current. 
2.0uA' 
l.OuA' 
-I.OuA 
-2.0uA-
2.5us 3.0us 
Fig. 6.16 The time domain input and output responses at 2.5MHz 
In Table 6.2, the simulated values of input and output impedances are given, 
which show convenient cascadablity of the proposed circuit. 
Table 6.2 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
20 KQ 
31.54MQ 
This Section, presents a new first order current mode all pass filter 
employing only a single plus type low voltage OFC, alongwith, two grounded 
resistors and a capacitor, which is attractive for IC implementation. The 
proposed circuit has high output impedance with Rout » Rin, hence, can be 
cascaded to implement higher order realizations. The proposed circuit also has 
the advantages of low component count, low sensitivity, reliable high 
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frequency performance and low voltage operation at 0.75volt, as in other 
circuits realized from the BBB of Fig. 6.1. 
6.6 Cascadable Second order Band Pass Filter using single OFC 
Active filters using single amplifier have found interest in video signal 
processing and wireless communication systems [39, 40]. A number of CCII 
and OFC-based filters using a large count of active and passive components, 
alongwith, some floating components have been reported [38, 42, 45, 106, 
107]. These are not attractive for implementation in integrated form. We 
suggest an attractive realization. 
6.6.1 Circuit description 
This Section, gives a CM band pass filter, shown in Fig. 6.17, using a 
plus type low voltage OFC, alongwith, four passive components, out of which 
three components are grounded while one is floating. Once again, the circuit is 
realized from the generalized scheme of Fig. 6.1. 
l.„ 
Q - - ^ ^ 2 
'=^ 
Y 
X 
OFC+ 
Z 
w 
out 
Fig. 6.17 OFC-based band pass filter 
Routine circuit analysis yields the current transfer function as: 
1 
TBP{S) = — ^BP 
£>(5) (6.27) 
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where the denominator D(s) is given by: 
Dis) = s^ +s • + -
i^/?iC, RjCi J 
+ • 
1 
/V|/?2 CjCj (6.28) 
The circuit realizes a second-order BP filter. 
The pole frequency {co^) and the quality factor (Q) of the filter are obtained 
from characteristic polynomial and are given by: 
1 
0}„ 
/vj/VjCjCj 
BW ^ ^^.Q 
iVjCj •'^2^2 1 1 
+ -/?,C, RjC^J 
(6.29) 
The gain of the filter is: 
f^BP = 
Ri^i 
(i?,C,+i?A) 
(6.30) 
It is evident from eqn. (6.29), the summation term in the denominator of pole-Q 
limits the filter to low-Q values. 
6.6.2 Non-ideal analysis 
Taking the non-idealities of OFC into account, the analysis of the circuit 
of Fig. 6.17 yields the following transfer function: 
„ ay? 
(6.31) TBP(S) = ' BP RyC^ 
in 2 , 
s +s 
1 I 
+ -v^/t,C, K2C2J 
+ -
1 
/ [ [ /VjCiCj 
Still a standard BP response is realized without affecting pole- o^ and pole- Q 
values in eqn. (6.29). The gain is now given by: 
aJ3R2C^ 
f^BP = (i?,C,+/?,Q) (6.32) 
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This depicts only a minor gain reduction in the low and medium frequency 
ranges. 
6.6.3 Sensitivity study 
The sensitivity of the filter parameters are evaluated with respect to 
active and passive elements and are given as: 
C®o — — I / O CHBP _ I 
(6.33) 
It is evident from eqn. (6.33) that all the sensitivities are found to be reasonably 
low. 
6.6.4 Design and simulation 
To demonstrate the performance of the BP filter, it is simulated using 
PSpice. The circuit was designed for Q = 0.5, / , = 2 MHz at unity gain. The 
designed values are, C2 = C = 3.97 pF, C, = 2C = 7.95 pF, at R, = R = 10 KQ 
and R2 = 2R = 20 KQ. The simulated BP response, alongwith, parameters are 
shown in Fig. 6.18. The simulated values are given in the Table and show close 
agreements with the theory. 
The tunability of the BP filter was investigated by varying the center 
frequency (/„ ) through passive resistor Ri. The BP responses corresponding to 
fo =500 KHz, IMHz and 3 MHz at Rj of 40.08 KQ, 20 KQ and 6.7 KQ, 
respectively, are shown in Fig.6.19. These depict convenient tunability offo. 
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Fig. 6.18 Frequency response of CM OFC based band pass filter 
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Fig. 6.19 Frequency tuning of BPF 
(a) fo = 500 KHz (b)/^ = 1 MHz {c)fo = 3 MHz 
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The simulated values of input and output impedances are given in Table 6.3. 
These once again, show the convenient cascadablity for the proposed circuit. 
Table 6.3 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
lOKQ 
31.76 MQ 
A new CM band pass filter is realized and studied. The proposed filter 
employs only single plus type OFC, alongwith, four passive components, out of 
which three components are grounded. Moreover, the presented circuit is useflil 
for cascadable realization of higher order filters. It also has low sensitivity and 
use of low supply voltage equal to ± 0.75V. It however, suffers from the 
realization of only low-Q values. 
6.7 Realization of Cascadable Multifunctional Biquadratic Filter 
In this Section, a single input multi output (SIMO), high output 
impedance CM multifunctional biquadratic filter (MBF) is realized by 
employing non-interactive cascade of two blocks of the generalized scheme of 
Fig. 6.1. This is conveniently possible as the building block satisfy Zput » Zin. 
The proposed MBF, shown in Fig. 6.20, uses two plus type OFCs, alongwith, 
four grounded admittances. Analysis of the circuit yields the following current 
transfer function: 
/ Y.Y 
/ YY (6.34) 
Realization of various standard filter responses is considered below through 
appropriate choice of grounded admittances. 
203 
Fig.6.20 Cascadable multifunctional biquadratic filter 
Low pass filter: if we select, F, = —, 72 = G^2 + •^C^, Y^ = — , and 
} \ =G^+ SC4, then this results in the low pass filter shown in Fig. 6.21 (a), 
having the current transfer function: 
I 
T,As)-^-^="''i:i^' (6.35) LP I 3 2 4 
where D(s) is given by 
D{s) ^ s^ +s ^ 1 1 ^ • + -
R^Cj R^C^j R^R^C^C^ 
+ • (6.36) 
Fig. 6.21 (a) Low pass biquadratic filter 
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High pass filter: With 7, = sC, ,Y^=G^+ sC^, Y. = sC, and Y,=G,+ sC,, the 
realization of high pass filter of Fig. 6.21 (b) is obtained with the current 
C C 
2 * ^ | ^ 3 
transfer function: THP(S) '• I C C D{s) (6.37) 
Fig. 6.21 (b) High pass biquadratic filter 
Band pass filter. On selecting, 7, = ^C, ,^2=^2+ sC^ ,Y^=^G^ and 
Y^ - (74 + j 'Q, the band pass filter of Fig. 6.21(c) is realized, with current 
transfer function: 
C, 
T (c\= BP _ ^ 3 ^ 2 ^ 4 (6.38) 
Fig. 6.21 (c) Band pass biquadratic filter 
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From eqns. (6.35), (6.37) and(6.38), it is seen that low pass, higli pass and band 
pass responses are realized through appropriate selection of grounded 
admittances and without the requirement of matching conditions. Moreover, 
still higher order filters can be realized by cascading the proposed second order 
sections. 
The pole frequency (©„ )^  band width (BW) and the quality factor (Q) of 
the filters are obtained from the characteristic polynomial D(s): 
1 I ^ ^\IR,R,C,C, 
^ » = , L / ^ ^ ^ -g^ = Tr7r + T V > Q - ; ^' \'^ (6.39) 
+ -
RjRt^CjCg^ RjCj R^C 
Gains of the low pass, band pass and high pass filters are respectively, 
H^^ = M l , H„, ^ ^ ^ , H,, = M l ^ ^ (6.40) 
From eqns. (6.39) it can be seen that as the denominator is greater then 
the numerator, the proposed circuit also realizes low Q values. From the eqn. 
(6.40), the gains of LP, HP and BP filters, respectively, can be tuned 
independently, through the passive components (Ri or R3), (Ci or C3) and (R3 
orCi). 
6.7.1 Non-ideal analysis 
Taking the non-idealities of OFC into account, analysis of the filters of 
Fig. 6.21 still realizes standard low pass, high pass and band pass responses 
given by: 
«i«2AA 
T„(s)=^=^^'^'^' (6.41) 
„2 C^C^a^a^p.p^ 
T,As)=^ = ~ § ^ (6.42) 
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C^a.a^p.P^ 
'"^^ I,„ D(s) ^ ^ 
It is seen that D(s) remains unaltered. Hence the non-ideal filter parameters are 
still given by eqn. (6.39) and remain invariant. Slight deviations are noticed in 
the non-ideal gains of the filters. These are slightly lowered and given by: 
R,R, ' "' C,C, ' '' R,iR,C,+R,C,) 
6.7.2 Sensitivity study 
The sensitivity of the filter parameters are evaluated with respect to 
active and passive elements and are given as: 
5""° =-1/2 5^ =-S^ — V a^Q Q-^4/ ^ 
Qf^LP — 1 eW^, , _ 1 VHHP _ _1 
'S'^ S^.A.A.c, ="'' ^R'' ^-^- '^^Vj.A.A ' ^ ^ ' '5'«,.«2,A.^ 2 "^^ (6.45) 
It is evident from eqn. (6.45) that all the sensitivities are found to be less than 
or equal to unity. Also, note that the filter parameters, {a„) and pole-Q, are 
insensitive to the non-idealities. 
6.7.3 Design and simulation 
To demonstrate the performance of OFC-based MBF, the LP, HP and 
BP filters are simulated using PSpice. The circuits were designed for /„ = 200 
KHz, Q = 0.5 at unity gain. The designed values are, Ci = C2 = C3 ^  C4 = 45 pF, 
Ri = R2 = R3 = R4 = 17.68 K Q . Unity gain of the band pass filter is obtained 
by selecting R2 = Rj = 17.68 K Q , and R3 = 8.84 K Q . The simulated responses 
are shown in Fig. 6.22 and the simulated results are given in the Table. These 
present conformity with theory. 
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Fig. 6.22 Frequency response of LP, HP, and BP filters at/o = 200 KHz 
The simulated values of input and output impedances are given in Table 6.4. 
These demonstrate convenient cascadablity of the proposed MBF. 
Table 6.4 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
23.2 KQ 
31.59MQ 
A new single input multi output (SIMO) high output impedance MBF is 
realized from the BBB of Fig. 6.1. Realization of low pass, high pass and band 
pass responses are obtained through appropriate selection of admittances and 
without the requirement of matching conditions. The proposed circuits use only 
groimded passive components, and also have low sensitivity and operation at 
low supply voltage. However, it also suffers from the realization of low Q 
values. 
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6.8 Insensitive Low Component CM Universal Biquadratic Filter 
Current mode universal biquadratic filters (UBF) with high output 
impedance are of great importance for realizing higher order CM filters for IC 
implementation. Several circuits for their realization have been reported in the 
literature [64-67]. In [64], the current mode UBF employing three MO-CCIIs, 
two grounded resistors and two grounded capacitors is given. The UBF in [65] 
uses four current controlled conveyors and two floating capacitors. Recently in 
[66], a UBF is presented employing three MO-CCIIs and six passive 
components, out of which one is floating. In [67], a CM multifunctional filter is 
realized using universal current conveyors with large number of active and 
passive components. 
This Section, presents a novel versatile current mode biquadratic filter 
using plus type Multi Output Operational Floating Conveyors (MO-OFC) and 
four grounded passive components. The circuit is simple in structure and can 
realize all standard second order responses, viz., low pass, high pass, band pass, 
band elimination and all pass, by selecting appropriate input and output 
terminals, without requiring matching constraints. It has high impedance 
outputs, which enable easy cascading in current mode operation. The proposed 
circuit also has the additional advantages of low component count, low 
sensitivity, and low voltage operation over previously reported filters [64-67]. 
To the best of authors' knowledge, simple universal biquadratic filter 
employing only two plus type multi output operational floating conveyors and 
four grounded components has not yet been reported in the literature. 
6.8.1 Circuit description 
The MO-OFC+ based UBF is shown in Fig. 6.23. It consists of only two 
conveyors, alongwith, two grounded capacitors and two grounded resistors. 
Analysis of the circuit yields the output currents/^ ,/^ ^ and /„ as: 
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/ „ = 
{sC,R,+\)l,„,-I, in 2 
I hni+sCiRJ,„^ 
s^C,C^R^R,+sC,R^+\ 
/ . , -*C,i?,/,„, +{s'Cf,R,R, +sC,R, +l)/,„3 
s^C.C^R^R.+sC^R^+l 
where the denominator D(s) is given by: 
Dis) = s'+ ^ • + • 
R^C-j R2R^C^C^ 
(6.46) 
(6.47) 
(6.48) 
(6.49) 
MO-OFC+ 
c. 
z 
y +2 
MO-OFC+ 
W, 
Fig. 6.23 CM MOOFC+ based UBF 
From eqn. (6.46), (6.47) and (6.48), various filter responses can be obtained 
through appropriate selection of the input at the specified output terminals 
(Z,""', Z^^ andZ/^). In an IC, this may be obtained through electronic 
switching. 
The pole frequency {oyj and the quality factor (Q) of the filters are obtained 
from the characteristic polynomial, D(s), and are given by: 
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(o„ = 
K-^K^C^T^ 
Q = ^ ^ 4 ^ 3 
^ 2 ^ 1 
(6.50) 
It may be seen that all standard filter responses can be realized by selecting 
suitable input and output terminals without matching constraints as given in 
Table 6.5. The gains of all the responses are found to be unity. 
Table 6.5 Realization of Standard Second Order Responses 
Type of Filter 
Low pass filter 
Band pass filter 
High pass filter 
Band 
elimination 
filter 
All pass filter 
Inputs conditions 
in eqn. (6.47) 
42=4and/ ,„ , =0, 
in eqn. (6.48) 
in eqn. (6.49) 
«^2 = 43 = 4 and 
(6.49) 
/^„2 = 43 = 4 and 
/,„, = 0, in eqn. 
(6.49) and 
4=4+4 
Transfer function 
"" 4 D{s) 
s 
"^^  ^ 4 D(s) 
4 Dis) 
2 1 
' - ^ ' ^ / . „ - Dis) 
2 1 1 
s ~s + 
rr / „ N - 4 _ ^4^3 i?2i?4C,C3 
4 Dis) 
6.8.2 Non-ideal analysis 
Taking the non-idealities of MO-OFC into account, the port 
relationships are characterized by: 
/ = 0 , V^^fiVy ^th^ i~aK (6.51) 
The denominator of eqn. (6.49) of the transfer functions is modified to: 
D'is) = s^ + 2 , s a^a^fii 
R^Cj R2R4CjC (6.52) l '-'3 
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The modified filter parameters are given by: 
From Table 6.5, it is evident that gains of all filters are unity. Hence, these are 
not affected by the non-idealities. However, in low to medium frequency range 
(« lOMHz), only slight lowering of parameters, co'^ and Q' is observed. 
6.8.3 Sensitivity study 
The sensitivity of filter parameters, pole fi^equency {co^) and the quality 
factor (Q) are evaluated with respect to active and passive elements and are 
found to be low, being half in magnitude. This is an attractive feature of the 
UBF. 
C(^o -. }_ ^ Q _ J ^ 
6.8.4 Design and simulation 
To demonstrate the performance of CM universal biquadratic filter, the 
circuit is simulated using PSpice. Initially, the UBF was designed for an /„ = 
2.5 MHz, Q = 0.707 at unity gain. For R2= R4= 1.59 KQ, eqn. (6.50) yields C, 
= 56.6 pF and C3 = 28.3 pF. The simulated responses of the UBF are shown in 
Fig. 6.24 and the parameter values are given in the Table. These present close 
agreement with the theory. 
Frequency tuning of the UBF responses is next investigated by varying 
/„ at a constant Q = 0.707, through resistor R2. 
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Fig. 6.24 The simulated UBF responses at f„=2.5 MHz 
/ o = 300 KHz 
fo = 700 KHz 
/„=1.5MHz 
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30MHz 
Fig. 6.25 (a) Frequency tuning of (i) BP, (ii) LP responses 
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Fig. 6.25 (b) Frequency tuning of (iii) HP, (iv) BE responses 
The LP, HP, BP, BE responses for /„= 300 KHz, / , = 700 KHz, and /„ = 1.5 
MHz at R2 = 50 K Q, R2 = 21.43 K Q and R2 = 10 K Q, respectively, are shown 
in Fig. 6.25. These exhibit convenient tunability of the filter. 
The simulated values of input and output impedances, given in Table 6.6, 
demonstrate the convenient cascadablity of the proposed UBF. This makes the 
realization suitable for obtaining higher order CM filters through cascade 
approach. 
Table 6,6 
Parameters 
Input Resistance 
Output Resistance 
Simulated results 
63 fi 
41.26 MQ 
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The proposed circuit realizes novel insensitive current mode universal 
biquadratic filter using low voltage MO-OFC+, alongwith, only four grounded 
passive components. The realized UBF has low input and high output 
impedances and is cascadable in nature. It also has the advantages of low 
sensitivity, low component count, and use of low supply voltage (± 0.75V). 
6.9 Design of OFC-Based CM Higher Order Filters 
There are many filtering applications that utilize biquadratic filters, as 
basic building blocks, to synthesize various higher-order active filters. Since a 
higher order filter requires a large number of active elements, minimizing the 
number of OFCs in the BBB has the obvious advantage of low cost and low 
power consumption. This Section, presents the application of the minimum 
component CM universal biquadratic filter of Sec.6.8, alongwith, the CM first 
order filters of Sec. 6.4 in the realization of higher order filters. 
6.9.1 Fifth Order CM LP Butterworth filter 
To show the realization of higher odd order filter functions, we consider 
as an example, the realization of 5"^  order Butterworth low pass filter by 
cascading two sections of second order current mode low pass filter (UBFs of 
Sec. 6.8), alongwith, one first order low pass filter of Sec. 6.4. The normalized 
Butterworth transfer function for the 5th order LP filter is given by [70]: 
T{s) = ^- . (6.55) 
(5 + i)(5'+1.6185 + l)(5'+0.618.y + l) 
where the normalized pole frequency is <y<,=l. The transfer function can be de-
normalized by replacing S -^slco^ to give the required fifth order filter 
fiinction with given pole-<y„ and pole-Q. The pole-Q of an individual 
biquadratic filter section is simply the reciprocal of the coefficients of s in eqn. 
(6.55) [70]. Then the values of Q are found to be 0.5, 0.618, and 1.618, 
respectively, for the one first order section and two UBFs of the cascade. The 
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5th order current mode low pass Butterworth filter can be designed using these 
values of Q for the given pole frequency. The pole frequency co^ and the gain 
of the first order low pass filter of Section 6.4 are: 
« . - ^ > ^ . . , - f (6-56) 
Also, the pole frequency and the quality factor of the second order current 
mode MO-OFC, based UBF, are given by: 
co = \ , Q - M l (6.57) 
6.9.2 Design and simulation 
To evaluate the performance of the deigned fifth order Butterworth low 
pass filter, it is simulated using novel MO-OFC model of Sec. 2.2.6. The circuit 
is designed for a pole frequency, f^^ 2.5 MHz. The values of capacitors, Ci = 
C3 = C = 15.9 pF are selected equal. The resistors for first order low pass 
section are designed to satisfy the eqn (6.56), and each individual biquadratic 
filter sections are designed to satisfy the eqn. (6.57). The designed values for 
the sections are obtained as: 
Section-I: R^ = R^ =4.03 KQ, corresponding to Q == 0.5 (First order), 
Section-II: R^ = 2.474 KQ, R, =6.478 KQ, corresponding to Q = 0.618, 
Section-Ill: R^ = 6.478 KQ, R,= 2.474 KQ, corresponding to Q = 1.618. 
The theoretical and simulated fifth order CM low pass filter responses are 
shown in Fig.6.26 (a). The simulated results exhibit very close agreement with 
the theory in the entire fi-equency range of interest. 
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The resulting theoretical and simulated frequency response curves for 
the filter are also plotted in DB and given in Fig. 3.26 (b). It shows the stop 
band attenuation of lOODB/decade, verifying the 5* order low pass filter 
characteristics. 
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Fig. 6.26 Frequency response of fifth order Butterworth LPF 
in (a) linear and (b) DB-sca!es 
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6.9.3 Eighth Order CM LP and BP Butterworth filters 
Next, we show the realization of an 8* order Butterworth low pass filter 
by cascading four UBF sections of Sec. 6.8. The normalized Butterworth 
transfer function for the 8th order CM low pass filter is given by [70]: 
T(s) = — ^ (6.58) 
(^'+1.9625 +1)(5'+1.6635 +1)(5'+1.11 b +1)(5'+ 0.3905 +1) 
where the normalized pole frequency is a>^= 1. The transfer function can be de-
normalized by replacing S -^slco^ to give the required eighth order filter 
function with given pole-6;^ and pole-Q. As pointed out earlier, the pole-Q of 
an individual biquadratic filter section is simply the reciprocal of the 
coefficients of s in eqn. (6.58). Hence, the values of Q are 0.51, 0.60, 0.90 and 
2.56, respectively, for the four UBFs. A UBF can be designed using these 
values of Q for a given pole frequency. The filter parameters, i.e., pole 
frequency and the quality factor, of the current mode MO-OFC based UBF are 
given by: 
(Oo=\ ^- > Q= F ^ (6.59) 
6.9.4 Design and simulation 
To evaluate the performance of the eighth order Butterworth low pass 
filter, it is simulated using novel MO-OFC model of Sec. 2.2.6. The circuit is 
designed for a pole frequency,/,==! MHz. For convenience in IC fabrication, 
all capacitors are selected equal, i.e., C = 11 pF each. The resistors for each 
section are designed to satisfy the eqn (6.59). The designed values for each 
section are given below: 
Section-I: R^ ^731KQ, R, =28.36 KQ, corresponding to Q = 0.51, 
Section-II: R^ =8.68 KQ, i?, =24.11 KQ, corresponding to Q = 0.60, 
Section-Ill: R^ = 13.02 KQ, /?, = 16.07 KQ, corresponding to Q = 0.90, 
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Section-IV: R^ =36.73 KQ, R^ =5.65 K Q , corresponding to Q = 2.56. 
The theoretical and simulated eighth order LP responses are shown in 
Fig.6.27 (a) and also shown in DB in Fig.6.27 (b). 
100 KHz 
1.2 -
0 8 " 
ain 
0,4 -
n-
11 
T 
Simulated results 
X(MHz) 
1.02 
.P/llN 
leoretical 
HLP 
1.01 
lLP/1 
Simul 
1 — 
\ 
\ 
\ 
N -— \ 
ited \ ^ ^ 
300 KHz 1 .OMHz 
Frequency 
3.0MHz lOMHz 
Fig.6.27 (a) Frequency response of eighth order CM Butterworth LPF 
l O O l 
Gain 
(DB) 
-100 
-200 
ILP/llN ILP/IIN — 
Theoretical Simulated 
100 KHz 300 KHz 1 .OMHz 
Frequency 
3.0MHz lOMHz 
Fig.6.27 (b) Frequency response of eighth order CM Butterworth LPF in DB 
219 
These give the simulated pole frequency of 1.02 MHz. The low pass 
response, shown in DB, also gives the stop band attenuation of 160DB/decade, 
thus verifying the 8* order low pass filter characteristics. The simulated and 
theoretical S"' order low pass filter characteristics are seen to be overlapping 
over the entire range of interest. 
The MO-OFC based current mode eighth order low pass filter is realized 
by directly cascading the UBFs without using additional current followers. The 
proposed UBFs can also be used to realize higher order BPF, HPF, BEF 
through an electronic switching control [140]. As an example, an 8th order 
band pass filter is designed for / , = 1 MHz and HBP = 1 and the theoretical and 
simulated responses are shown in Fig. 6.28 (a) and also in DB in Fig. 6.28 (b). 
The simulated pole frequency comes out to be /„=1.04 MHz. It is evident from 
Fig. 6.28 (b) that the slopes in lower frequency and higher frequency bands are 
80 DB/decade (each), thus verifying the 8* order band pass filter 
characteristics. At the centre fi-equency, the gain is equal to unity, as designed. 
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6.10 Conclusion 
In this Chapter, the current mode OFC-based circuits are realized and 
critically studied. An OFC-based CM generalized building block is given. It is 
shown to realize current mode inverting and non-inverting amplifiers, ideal 
integrator and differentiator, first order LP and HP filter sections. The circuit 
can also give first order AP filter through minor modifications of connections 
at X and Y-terminals of OFC. The generalized structure is also shown to realize 
a second order BP filter. However, the circuit is only suitable for low Q 
realizations. The generalized topology can be made to ensure Rout much greater 
than Rin, thus realizing a directly cascadable CM sections. On cascading two 
such sections an MBF is realized, which provides, LP, HP and BP responses. 
An attractive realization of insensitive low component CM Universal 
Biquadratic Filter (UBF) is given, using only two MO-OFCs, alongwith, four 
grounded passive components. It is a canonic realization and provides all five 
standard biquadratic filter responses. The realized circuits are shown to be 
useful in realizing fifth and eighth order CM Butterworth LP filters through 
cascade form synthesis. Also, a corresponding eighth order BP filter is realized. 
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All the circuits considered in the Chapter are studied in detail. They are 
found to have low sensitivities and reliable high frequency performance. The 
realizations are free from matching constraints. The uses of grounded 
components are useful in integration. The non-interactive properties of the 
building blocks help in the realization of higher order filters. The realizations 
are verified through simulation with PSpice. Also, the simulation results show 
convincing performances at low operation supply voltage of ± 0.75 volt. 
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CHAPTER 7 
CONCLUSION 
The realization of modem electronic systems with stringent 
specifications and large complexities has necessitated their implementation in 
contemporary monolithic IC-technologies, so, as to get high quality and 
reliable high performance within reasonable system cost and size. It has been 
examined in Chapter 1 that the digital technology has fully matured and this 
has made fabrication of digital systems very convenient in the integrated form. 
However, the analog IC design is more challenging and is in the development 
phase. Great efforts and resources are being spend in evolving techniques and 
circuits which suit convenient implementation of analog circuits. In such 
research, evolution of new analog devices in the integrated form and circuits 
and systems based on them are playing a significant role. 
It is already seen that among the recent analog devices which have 
become available to the system designers, the current conveyor (CC)-family 
has gained maximum significance. Also in the CC-family, the second 
generation Current Conveyor (CCII), the Current Controlled Conveyors 
(CCCII) and the Operational Floating Conveyor (OFC) are exhibiting 
maximum promise for the development of analog circuits and systems with 
excellent performance. In view of the above, the work reported in the thesis 
aims at realizing analog circuits and systems based on these devices, which 
may find ready applications in analog signal processing. The new circuits 
reported in the thesis were realized keeping in view, high grade circuit 
performance, reliable high frequency performance, suitability to IC fabrication 
and operationality at low supply voltages. The reported circuits were realized in 
the conventional VM operation, as well as, in the CM operation, which is 
finding great attraction with analog designers due to their well known 
advantages. 
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7.1 Main Results of the Thesis 
In Chapter 1, basic motivation for the work has been provided. It is 
followed by important background material associated with the work 
performed and reported in the thesis. Finally, the organization of the thesis is 
given. 
It has just been mentioned that the three devices from the CC-family, 
viz., ecu , CCCII and OFC, are exhibiting great potential in the realization of 
attractive VM and CM circuits. These devices are briefly introduced in Chapter 
2. The CMOS implementation of the three devices is given, which have reliable 
high frequency operation and are operational at low supply voltages. The non-
idealities associated with CCII, CCCII and OFC are studied, including their 
high frequency performance and the effects of device parasitics on circuits' 
performance. Simulation results on the devices using the simulation package, 
PSpice (OrCAD-10.0) are included. These are subsequently used in the study 
of high frequency performance of the realized circuits. As the basic building 
blocks (BBBs) of CCII are already well known, the BBBs of only CCCII and 
OFC are included in the Chapter. Some of these were used in the subsequent 
Chapters of the thesis. 
Chapter 3 is concerned with the realization and study of some novel 
high performance VM and CM multifunctional filters using CCIIs. The first 
half of the Chapter focuses on the biquadratic voltage mode filters. In all the 
three multifunctional biquadratic filters (MBFs) considered in the Chapter, 
standard LP, HP and BP responses are realized through component selection. A 
comparative study was also included for the three MBFs (MBFl, MBF2 and 
MBF3). The advantage of MBF2 is in terms of using all grounded passive 
components and having unconditional high input impedance. However, both 
MBFl and MBF2 suffer from lack of independent tuning and realization of 
only low Q values. The MBFS uses an additional CCII over MBF2, but enjoys 
better tunability and no restriction on the realization of Q values. All the three 
circuits are found to have low sensitivities. They are also free firom matching 
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requirements. In the filters, mostly grounded passive components are used, 
which is attractive in IC fabrication. A new VM universal biquadratic filter 
(UBF) employs two DO-CCIIs and four passive components. The circuit 
realizes all five standard second order responses and enjoys attractive low 
sensitivity property. Either matching conditions are absent or are easy to satisfy 
practically in the realization of various responses. Also, the circuit does not 
impose any limitation on the realization of high Q values. To demonstrate the 
effect of non-idealities on the high frequency performance, MBFl was studied 
for the non-idealities in details. It was shown that the circuit exhibits reliable 
high-/ performance up to around 10 MHz with the transistors employed in the 
design. During this frequency range, the effects of device parasitics were also 
found to be insignificant. In the subsequent circuits the non-idealities were only 
studied in the range of around 10 MHz with similar conclusions. 
Next, the remaining part of the thesis reports on the study of CCII-based 
CM realizations of first order sections and UBF. From a general topology, first 
order LP/HP filter sections are obtained through component selection. These 
sensitivity studies are found to be attractive. The realization scheme of CM 
multioutput CCII-based UBF is given. It is used in the realization of five 
standard biquadratic responses, without requirements of matching constraints. 
The circuit also has attractive low sensitivities. The Chapter also includes the 
realization of higher order CM filters using the attractive cascadablity property 
of the CM filters, already considered earlier in the Chapter. This is 
demonstrated through the realization of fourth order LP and sixth order LP and 
BP fitters. Non-ideal analysis was carried out on all the CM circuits and the 
results were found attractive. The high- / performance of the CM circuits was 
shown to be much superior to that of the opamp-based circuits. 
In Chapter 4, CCCII-based novel circuits, having attractive ASP 
applications are realized and studied. These incorporate electronic tunability 
(programmability) through the bias control of the conveyor. Most of such 
realizations can also be implemented in the contemporary CMOS technology. 
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A novel circuit using two CCCIIs is presented for the realization of CM analog 
multiplier and divider. The circuits perform ideal multiplication and division 
without the requirement of matching constraints. They have the attractive 
properties of low sensitivities, excellent high frequency performance and 
insensitivity to temperature variations. The use of all-active devices and 
electronic tunability makes them highly suitable for CMOS implementation. 
An ideal grounded inductance simulator (GIS) is realized using two CCCIIs 
alongwith, a grounded capacitor. It is free from matching constraints and 
exhibit only slight L- enhancement due to device non-idealities. The circuit 
also enjoys attractive sensitivity properties. A generalized scheme is given for 
the realization of corriponent multipliers using a CCII and a CCCII, alongwith, 
two grounded impedances. The scheme is used in the realization of R and C-
multipliers. A slight modification realizes a CCCII-based R-multiplier. All the 
circuits enjoy attractive sensitivity properties and are not seriously affected by 
the non-idealities of conveyor. An MBF is realized using GIS considered 
earlier in the Chapter. The resulting CCCII-RC circuit realizes LP, HP and BP 
responses. The circuit is modified to realize a CCCII-C structure suitable for 
monolithic fabrication. The circuits enjoy low sensitivities, independent Q-
tunability and are not seriously affected by the non-idealities of active device. 
Next, the realization of canonical CCCII-C UBF is given. The circuit realizes 
all standard second order filter responses. It has low sensitivity and the Q of the 
filter is unaffected by the device non-idealities. Finally, the realization of fifth 
order CM Butterworth LP filter is given, which is obtained from the 
corresponding RLC ladder. The circuit uses only CCCII and grounded 
capacitors, which makes it highly suitable for CMOS implementation. 
In Chapter 5, a wide variety of OFC-based VM circuits, suitable as 
building blocks of ASP systems, are considered. A versatile building block is 
given using an OFC, alongwith, two grounded admittances. It is used in the 
realization of a number of useful OFC-based circuits, such as, inverting and 
non-inverting amplifiers, ideal integrator and differentiator, first order active-
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RC LP and HP sections. The unconditional high input impedance of the 
generalized circuit is used in the realization of an MBF giving LP, HP and BP 
characteristics through appropriate selection of components. All the realized 
circuits are studied in detail. An OFC-based versatile Generalized Impedance 
Converter (GIC) is presented. It is used in realizing ideal grounded inductance 
simulator (GIS) and ideal grounded FDNR. The building block is also utilized 
in obtaining grounded R and C multipliers. All the functions are realized 
without the requirement of matching constraints. The OFC-based GIS and 
FDNR are subsequently used in the realization of respective MBFs, through 
component replacement scheme. The realized MBFs do not have restrictions on 
realization of high Q values and also exhibit convenient independent tunability 
of pole-Q. A novel canonic voltage mode UBF is given employing only two 
MO-OFCs and four passive components. The UBF realizes all five standard 
filter responses through appropriate selection of input excitation. The circuits 
are studied and found to have attractive performance. 
In Chapter 6, the current mode OFC-based circuits are realized and 
critically studied. An OFC-based CM generalized building block is given. It is 
shown to realize CM inverting and non-inverting amplifiers, ideal integrator 
and differentiator, first order LP and HP filter sections. The scheme can also 
give first order AP filter through minor modification. The generalized structure 
is also shown to realize a second order BP filter. However, the circuit is only 
suitable for low Q realizations. The generalized topology can be made to 
ensure, R^ ut much greater than Rin, thus, realizing a directly cascadable CM 
structure. On cascading two such sections, an MBF is realized which provides, 
LP, HP and BP responses. An attractive realization of insensitive low 
component CM universal biquadratic filter is given using only two MO-OFCs, 
alongwith, four grounded passive components. It is a canonic realization and 
provides all five standard biquadratic filter responses. The realized circuits are 
shown to be useful in realizing fifth and eighth order CM Butterworth LP 
227 
filters through cascade form synthesis. Also, a corresponding eighth order BP 
filter is realized. 
All the circuits considered in the thesis are studied in detail. They are 
found either to use completely, or mostly, grounded passive components. The 
sensitivity study shows the circuits to have reasonably low parameter 
sensitivities. The realizations of ideal responses are free from strict matching 
constraints. Circuits are also studied by taking into consideration the non-
idealities of the device. It is found that their performance is not seriously 
affected in the frequency range of around 10 MHz, with the device used in the 
investigations. The non-interactive property of the realized circuits helps in the 
convenient realization of higher order filters through cascade approach. The 
majority of the circuits, not only exhibit reliable high frequency performance, 
but are also shown to be operational at low supply voltages in the range of 0.75 
to 1 volt. This feature is highly desirable for applications of such circuits in 
analog signal processing. Finally, simulation studies are carried out on all the 
novel circuits, using PSpice (OrCAD-10.0). These are found to clearly 
demonstrate close agreement with the theory, for all the circuits included in the 
thesis. 
7.2 Scope for Future Work 
Taking into consideration the work performed in the thesis and also the 
results available in the technical literature in the area, some problems are 
suggested for future investigations. These may contribute to useful work in the 
area of analog circuit design for ASP applications. 
1. The realization of CM and VM circuits, using OFC as the active device, 
has not yet been explored to the same extent as that with the CCII. The 
OFC-based circuits reported in the thesis show high grade performance. 
Also, an OFC is the most generalized form of a current conveyor. These 
motivate us towards the realization of OFC-based circuits, which have 
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earlier been obtained with other devices such as, current conveyors, 
current feedback operational amplifiers and operational amplifiers. It is 
expected that such novel circuits may provide superior performance, 
with lower complexity and easy design. 
2. The current controlled conveyor (CCCII) has basically been obtained 
from e c u by utilizing its intrinsic resistance (Rx) to advantage. The 
same technique may be applied in converting an OFC to a current 
controlled device, called CCOFC. Application of such a device in circuit 
realizations will lend electronic tunability (programmability) and also 
suitability of the CCOFC-C circuits to CMOS implementation. 
3. In the thesis, the effects of non-idealities of the active devices on the 
circuit performance have been studied in detail only for few circuits. 
This is an important topic which needs more exhaustive study for future 
investigations. These may lead to interesting results and new 
applications. 
4. At present DVCCII, which has been derived from CCII, is finding 
attraction of the circuit designers. In a similar manner, differential 
voltage OFC, called DVOFC may be realized and studied for 
applications. 
5. The novel circuits given in the thesis may be used in the area of control 
and instrumentation. These may find useful applications. 
229 
REFERENCES 
[1] K. C. Smith, and A.S. Sedra, "The current conveyor- a new circuit 
building block", IEEE proc, Vol.56, pp.1368-1369, 1968. 
[2] A.S. Sedra, and K. C. Smith, "A second generation and its 
applications", IEEE transaction, CT-17, pp. 132-134, 1970. 
[3] B. Wilson, "Recent developments in current conveyors and current 
mode circuits", lEE Proc. G, Vol.137, No.2 pp.63-77, 1990. 
[4] E. Brunn, " A combined first and second generation current conveyor 
structure". Int. J. Electronics, Vol 78, No.5, pp.911-923, 1995. 
[5] G. Palmisano and G. Palumbo, "A simple CMOS CCII+", Int. J. 
Circuit Theory, Vol 23, No.6, pp.599-603, 1995. 
[6] H.W. Cha and K. Watanable, "Wide band CMOS current conveyor", 
Electron Lett., Vol.32, No.l4, pp.1245-1246, 1996. 
[7] H. Elwan and A.M. Soliman, "Low voltage, low power CMOS current 
conveyor" IEEE Trans. Circuits Syst.-I, Vol.44, No.9, pp.828-835, 
1997. 
[8] A.M. Ismail, and A.M. Soliman, "Wide band CMOS current 
conveyor". Electron. Lett., Vol.34, No.25, pp.2368-2369, 1998. 
[9] LA. Awad, A.M. Soliman, "New CMOS realization of the CCII-", 
IEEE Trans. Circuits Syst.-H, Vol.46, No.4, pp.460-463, 1999. 
[10] A. Fabre, H. Amrani, and H. Barthelemy, "A novel class AB first 
generation current conveyor", IEEE Trans. On CAS-II: Analog and 
Digital Signal processing Vol.46, No.l, pp.96-99, 1999. 
230 
[11] Rajput, S. S., Jamuar, S. S., "Advanced Applications of Current 
Conveyors: A Tutorial", J. of Active and passive Electronic Devices, 
Vol.2, pp. 143-164, 2007. 
[12] A.M. Yakout, LA. Abdelfattah, and A.S. Elbazz, "Macromodel circuit 
for BiCMOS second generation current conveyor (CCII)", Eighteenth 
National Radio Science Conference, March 27-29, Masours 
University, Egypt, 2001. 
[13] A. Fabre, "Third generation current conveyor: A new helpful active 
element". Electron Lett., Vol.31, No.5, pp.338-339, 1995. 
[14] A. Piovaccari, "CMOS integrated third generation current conveyor". 
Electron Lett., Vol.31, No. 15, pp. 1228-1229, 1995. 
[15] I. Lattenburg, K. Vrba and T. Dostal, "Bipolar CCIII+ and CCIII-
conveyors and their current mode filter applications", Forth IEEE 
International Caracas Conference on Devices, Circuits and Systems, 
Aruba, April 17-19, 2002. 
[16] LA. Awad and A.M. Soliman, "Inverting second generation current 
conveyor, the missing building block, CMOS realization". Int. J. 
Electronics, Vol 86, No.4, pp.413-432, 1999. 
[17] A. A. EL-Adawy, A.M. Soliman, and H.O. Elwan, "A novel fully 
differential current conveyor and application for analog VLSI", IEEE 
Trans. Circuits Syst.-II, Vol.47, No.4, pp.306-313, 2000. 
[18] A. Fabre, O. Saaid, F. Wiest, and C. Boucheron, "current controlled 
band pass filter based on translinear conveyors. Electron. Letter, 
Vol.31, No.20, pp. 1727-1728, 1995. 
231 
[19] A. Fabre, 0. Saaid, F. Wiest, and C. Boucheron, "High frequency 
applications based on a new current controlled conveyor", IEEE, 
Trans, circuit syst. I, Vol. 43, No. 2, pp. 82 - 91, 1996. 
[20] A. Fabre, O. Saaid, and C. Boucheron, "Low power current mode 
second order band pass IF filter", IEEE Trans. CAS-II, Vol44, pp. 
436-446, 1997. 
[21] A. Fabre, O. Saaid, F. Wiest, and C. Boucheron, "High frequency 
high-Q BiCMOS current mode band pass filter and mobile 
communication application", IEEE J. of solid state circuits. Vol. 33, 
No. 4, pp.614-643, 1998. 
[22] S. Minaei, D. Kaymak, M. A. Ibrahim and H. Kuntman, "New CMOS 
configuration for current controlled conveyors (CCCIIs)", Proceedings 
ICCSC'02 , International conference on circuits and systems for 
communications, pp.26-28, 2002. 
[23] C. Acar, and S. Ozoguz, "A new versatile building block: current 
differencing buffered amplifier suitable for analog signal processing 
filters". Microelectronics Journal, Vol.30, No.2, pp. 157-160, 1999. 
[24] C. Toumazou, A. Payne, "Operational floating conveyor", Electron. 
Letter, Vol.27, No.8, pp.651-652, 1991. 
[25] A. Payne and C. Toumazou, "Operational floating conveyor", IEEE 
International symposium on circuits and systems, Vol.3 pp. 1813-
1816, 1991. 
[26] G.Palmisano, G.Palumbo, and S.Pennisi, "A CMOS Operational 
floating conveyor". Proceedings of the 37"' Midwest symposium on 
circuits and systems Vol.2, pp.1289-1292, 1994. 
232 
[27] Y.H.Ghallab, M.Abou El-Ela and M.H.Elsaid, "Operational floating 
conveyor: characteristics, modeling and experimental results", The 
Eleventh International conference on Microelectronics, pp.59-62, 
1999. 
[28] H. Elwan and A.M. Soliman, "Novel CMOS differential voltage 
current conveyor and its applications", lEE Proc. Circuits Devices 
Systems, Vol.144, No, 3, pp. 195-200, 1997. 
[29] S. I. Liu and Y. S. Hwang, "Realization of R-L and C-D impedance 
using a current feedback amplifier and its applications", Electronics 
Letters, Vol.30, pp.380-381, 1994. 
[30] S. Celma, P. A. Martenez and A. Carlosena, "Current feedback 
amplifier based sinusoidal oscillator", IEEE Trans. Circuits and 
System-I, Vol.41, pp.906-908, 1994. 
[31] U. Cam, and H. Kuntman, "A new CMOS realization of four terminal 
floating nullor (FTFN)", Int. J. Electronics, Vol.87, pp.809-817, 2000. 
[32] S. I. Liu, "Realization of current mode filters using single FTFN", Int. 
J. Electronics, Vol.82, No.5, pp.499-500, 1996. 
[33] Z. Wang, "2-MOSFET transistors with extremely low distortion for 
output reaching supply voltage". Electronics Letters, Vol. 26, pp. 951-
952, 1990. 
[34] A. Fabre, O. Saaid, and H. Barthelemy, "On the frequency limitations 
of the circuits based on second generation current conveyors". Analog 
Integrated Circuits and Signal Processing, Vol. 7, pp.113-129, 1995. 
[35] Liu, S.I. and Tsao, H.W and Wu, J., "Cascadable current mode single 
e c u biquads". Electronic Letters, Vol.26 No. 24, pp. 2005-2006,1990. 
233 
[36] Liu, S.I. and Tsao, H.W., "The single CCII biquads with high input 
impedance", IEEE Trans. Circuits and Systems, Vol. 38 No. 4, pp. 
456-461, 1991. 
[37] CM. Chang, "Multifunctional biquadratic filter using current 
conveyor", IEEE Trans. Circuits Syst.-II, Vol.44, No. 11, pp.956-958, 
1997. 
[38] B. Metin and O. Cicekoglu, "Novel minimum component second order 
low Q all-pass and notch filters with inverting second generation 
current conveyor", Proc.IJCI International Conference on Signal 
Processing, ISSN 1304-2386, Vol.1, No. 2, pp.321-323, 2003. 
[39] H. Elwan, H. Alzaher, and M. Ismail, "A new generation of global 
wireless compatibility", IEEE Circuits and Devices Magazine, Vol.17 
No. 1, pp. 2-19,2001. 
[40] H. P. Schmod, and G.S. Moschyts, "Active MOSFET-C single 
amplifier biquadratic filters for video frequencies", lEE Proc. Circuits, 
Devices & Systems, Vol. 147 No. 1, pp. 35-41, 2002. 
[41] Homg, J.W., Lay, J.R., Chang, C.W. and Lee, M.H, "High input 
impedance voltage mode multifunctional filter using plus type CCIIs", 
Electronic Letters Vol. 33, pp. 472-473, 1997. 
[42] C. M. Chang and M. J, Lee, "Voltage mode multifunctional filter with 
single input and three output using two compound current conveyors," 
IEEE Trans. Circuits Sys.I, Vol.46, pp. 1364-1364,1999. 
[43] J.W. Homg, "Inverting and/or non inverting biquad circuits using 
second generation current conveyors". Int. J. Electronics, Vol. 86, 
pp.141-151, 1999. 
234 
[44] A. K.Singh and R. Senani, "A new four CC based configuration for 
realizing a voltage mode biquad filter". Journal of circuit system and 
computers, Vol.11, pp.213-218, 2002. 
[45] J.W. Homg, H. W. Tang and Y. H. Wen, "Voltage mode high input 
impedance Inverting and/or non inverting high pass, band pass and 
low pass filters using three CCIIs", J. of Active and passive Electronic 
Devices, Vol.1, pp.145-158, 2005. 
[46] A.M. Soliman, "New inverting band pass and low pass biquad circuits 
using current conveyors". Int. J. Electronics, Vol. 8, No.5 pp.577-583, 
1996. 
[47] O. Cicekoglu, "New multifunctional filter implemented with current 
conveyors". Microelectronics Journal, Vol. 30, pp. 105-107, 1999. 
[48] J. W. Homg, C. C. Tsai, and M. H. Lee, "Novel universal voltage 
mode biquad filter with three inputs and one output using only two 
current conveyors". Int. J. Electronics, Vol. 80, No.4, pp.543-546, 
1996. 
[49] S. Ozoguz and E. O. Gunes, "Universal filter with three inputs using 
CCII+", Electron. Lett., Vol.32, No.23, pp.2134-2135, 1996. 
[50] S.I. Liu, and J. I. Lee, "Voltage mode universal filter using two current 
conveyors". Int. J. Electronics, pp. 145-149, 1997. 
[51] C. M. Chang and S. H. Tu, "Universal voltage mode biquadratic filter 
with four inputs and one output using two CCII+", Int. J. Electron., 
Vol. 86, No. 3, pp. 305 - 309, 1999. 
[52] J. W. Homg, "High input impedance voltage mode universal 
biquadratic filter using three plus type CCIIs", IEEE Trans. Circuit's 
system II, Vol. 48, No. 10, pp. 996 - 997, 2001. 
235 
[53] J. W. Homg, "Voltage mode universal biquadratic filters using CCIIs", 
lEICE, Trans. Fundamentals, E87-A, pp. 406-409, 2004. 
X54] J. W. Homg, C. L. Hou, C. M. Chang, and W. Y. Chung, "Voltage 
mode universal biquadratic filters with one input and five outputs", 
Analog Integrated Circuits and signal processing, Vol.47, No.l, pp.73-
83, 2006. 
[55] C. H. Lee, J. Cornish, K. McCIellan, and J. Choma, "Current mode 
approach for wide-gain band width product architecture", IEEE Trans. 
Circuit's system II, Vol. 45, No. 5, pp. 626 - 631, 1998. 
[56] C. M. Chang, "Current mode low pass, band pass and high pass 
biquads using two CCIIs", Electronic Letters, Vol.29, pp. 2020-2021, 
1993. 
[57] W. Chunhua, Z. Deshu, Y. Jianzhuo, S. Chen, Xu. Chen, C. Jianxin, 
G. Guo, S. Guangdi, "A MOCCII current mode KHN filter and its non 
ideal characteristics research", Proceedings of 4"^  International 
Conference on ASIC, pp. 289-292, 2001. 
[58] A. Fabre, and M. Alawi, "Universal current mode biquad implemented 
from two second generation current conveyors", IEEE Trans.circuits 
syst. I, Vol. 42, No.7, pp.383-385, 1995. 
[59] M. T. Abuelma'atti and M. H. Khan, "Low component current mode 
universal filter". Electronic Letters, Vol.31, pp. 2160-2162, 1995. 
[60] S. Ozoguz and C. Acar, "Universal current mode filter with reduced 
number of active and passive elements". Electron. Letter, Vol.33, 
pp.948-949, 1997. 
[61] A.M. Soliman, "New current mode filters using current conveyors", 
AEU Int. Jnl. Electron. Commun., Vol.51, pp275-278, 1997. 
236 
[62] A.M. Soliman,"Current Conveyor filters: classification and review". 
Microelectronics. I , Vol.29, pp. 133-149, 1998. 
[63] A. Toker, and S. Ozoguz, "Insensitive current mode universal filter 
using dual output current conveyors,"Int. J. Electronics, Vol 87, No.6 
pp.667-674, 2000. 
[64] H. Y. Wang and C. T. Lee, "Versatile insensitive current mode 
universal filter implementation using current conveyors", IEEE Trans. 
Circuits Sys.II:, Analog and Digital Signal Processing, Vol.48, No.4, 
pp. 411-413,2001. 
[65] E. Yuce, S. Minaei and O. Cicekoglu, "Universal current mode active-
C filter employing minimum number of passive elements". Analog 
Integ. Circ. Sig. Process., Vol.46, pp. 169-171, 2006. 
[66] J. W. Homg, C. L. Hou, C. M. Chang, J. Y. Shie and C. H. Chang, 
"Universal current filter with single input and three outputs using 
MOCCIIs", Int. J. Electronics, Vol.94, No.4, pp.327-333, 2007. 
[67] N. Herencsar and K. Vrba, "Tunable Current-Mode Multifunction 
Filter Using Universal Current Conveyors", Third International 
Conference on Systems, ICONS 08, pp. 1-6, 2008. 
[68] N. Ahmad, M.R. Khan, and Moinuddin, "Cascadable current mode 
high order high pass filter using OTAs", Freguenz, Vol. 58, pp. 276-
277, 2004. 
[69] N. Ahmad, M.R. Khan, and Moinuddin, "Cascadable current mode 
band pass filter using OTA -C structure", Proceedings of MTECS-05, 
pp.263-267, 2005. 
[70] R. Schaumaim, M. E. Van Valkenburg, "Design of analog filters", 
Oxford University press, 2003. 
237 
[71] I. A. Khan, M. T. Ahmed and N. Minhaj, "Novel technique for 
immittance simulation - realization of some all-active simulators", Int. 
J. Electron., Vol.3, pp.431-441,1992. 
[72] M.O.Cicekoglu, "Active simulation of grounded inductor with CCII+ 
and grounded passive elements". Int. J. Electron., Vol.85, pp.455-
462, 1998. 
[73] G.Ferri and N.Guerrini, "High valued passive simulation using low 
voltage low power current conveyors for folly integrated applications", 
IEEE Transactions on circuits and systems II: Analog and digital 
signal processing; Vol.48, No.4, pp.405-409, 2001. 
[74] S.Gift, "New simulated inductor using operational conveyor". Int. J. 
Electron., Vol.91, No.8, pp.477-483, 2004. 
[75] T.Tsukutani, Y.Sumi, S.Iwanari, and Y.Fukui, "Novel current -mode 
biquad using MO-CCCIIs and grounded capacitors", Proceedings of 
International symposiiun on Intelligent signal processing and 
communication systems, pp 433-436, 2005. 
[76] R. Schaumann, M. S. Ghausi and K. R. Laker, "Design of analog 
filters: passive. Active snd Switched Capacitors", Prentice Hall, 1990. 
[77] A. S. Sedra and K. C. Smith, "Microelectronics Circuits", Fourth 
Edition, Oxford University Press, 1998. 
[78] M.T. Ahmed, I.A. Khan, and T. Parveen, "Wide range electronically 
tunable component multipliers", Int.J. Electronics Vol.65, No.5, 
pp. 1007-1011, 1988. 
[79] M.T. Ahmed, I.A. Khan, and N. Minhaj, "Novel electronically tunable 
C- multipliers". Electron. Letts., Vol.31, No.l, pp.9-11, 1995. 
238 
[80] M. S. Ghausi, "Electronic Devices and Circuits: Discrete and 
Integrated", Holt-Saunders International Edition, Japan, 1985. 
[81] J. Millman, and A.Grabel, "Microelectronics", Second Edition, Tata 
McGraw Hill, 1999. 
[82] M. C. Piccirilli, "A current-conveyor based multiplier/divider cell", 
Int. J. of Circuit Theory and Applications, Vol.24, pp.233-237, 1996. 
[83] Gai Weixin, Chen Hongyi, and E. Seevinck, "Quadratic-translinear 
CMOS multiplier-divider circuit". Electron. Letts., Vol.33, pp.860-
861, 1997. 
[84] C. Fremont, S. Cattel, R. Grisel, N. Abouchi, J. P. Chante, and D. 
Renault, "A CMOS multiplier/divider based on current-conveyors", 
Proceedings of IEEE International Symposium on Circuits and 
Systems, ISCAS '98, Vol.1, pp.69-71, 1998. 
[85] M.T. Abuelma'Atti and M.A. Al-Qahtani, "A current mode current 
controlled current conveyor based analogue multiplier/divider", Int. J. 
Electronics, Vol.85, pp.71-77, 1998. 
[86] K. Kaewdang, C. Fongsamut and W. Surakampontom, "A wide-band 
current mode OTA-based analogue multiplier-divider", Proceedings of 
IEEE International Symposium on Circuits and Systems, ISCAS '03, 
Vol.1, pp.I-349-1-352, 2003. 
[87] N. Bajaj and J. Govil, "Realization of differential multiplier-divider 
based on current feedback amplifiers". Proceedings of IEEE 
International conference, ICSE2003, pp.349-352, 2003. 
[88] E. Yuce, "Design of simple current mode multiplier topology using a 
single CCCII+", IEEE Trans. Instrum. Meas., Vol.57, pp.631-637, 
2008. 
239 
[89] H. Barthelemy and A. Fabre, "A second generation current controlled 
Conveyor with negative intrinsic resistance", IEEE Trans.circuits syst. 
I, Vol. 49, No. 1, pp.63-65, 2002. 
[90] M,T-, Ahmed, and F.S., Alawi, "An integrable multifunctional voltage 
mode filter", Proceedings of the T^ lEEE-GCC conference on 
Advancing Technologies-Challenges and solutions. 228-231, 2004. 
[91] M. Sagbas, M. Koksal, "An electronically tunable voltage-mode 
universal filter using two current conveyors", "Research in 
Microelectronics and Electronics, Ph.D., pp. 137-240, 2006. 
[92] J. Ramirez-Angulo, and E. Sanchez- Sinencio, "High frequency 
compensated current mode ladder filters using multiple output OTAs", 
IEEE Trans.circuits syst. I Vol.41, No. 9, pp.581-584, 1994. 
[93] R. Nandi, "Insensitive current mode realization of third order 
Butterworth characteristics using current conveyors", IEEE 
Trans.circuits syst. I, Vol. 41, No. 12, pp.925-927, 1994. 
[94] J. Wu, and E. El-Masry, "Current mode ladder filters using multiple 
output current conveyors", lEE Proc, Part G, Vol.143, No. 4, pp.218-
222, 1996. 
[95] R. Nandi, "Precise insensitive current mode third order low pass 
Butterworth characteristics", lEE Proc, Circuits. Devices Syst., 
Vol.143, No.4, pp.223-224, 1996. 
[96] Y. S. Hwang, P. T. Hung, W. Chen, and S. I. Liu, "CCII based linear 
transformation elliptic filter". Int. J. Electronics, Vol.89, No.2, pp. 123-
133, 2002. 
240 
[97] W. Tangsrirat, W. Surakampontom, and N. Fujii, "Realization of 
leapfrog filters using current differential buffered amplifiers", lEICE 
Iran. Fundamental, Vol. E86-A, No. 2, pp.318-326, 2003. 
[98] A. Jiraseree-amomkun, N. Fujii, and W. Surakampontom, "Realization 
of electronically tunable ladder filter using multi-output current 
controlled conveyors", Proc. ISCAS 2003, , Vol.1, pp. 1-541-1-544, 
2003. 
[99] A. Jiraseree-amomkun, W. Tangsrirat and W. Surakampontom, 
"Tunable elliptic filters using multi-output current controlled 
conveyors", IEEE Region 10 Conference TENCON, Vol. D, pp.229-
232, 2004. 
[100] A. Campeanu, J. Gal, "LC ladder filters emulated by circuits with 
current controlled conveyors and grounded capacitors". International 
Symposium on Signals, Circuits and Systems, ISSCS 2007, Vol. 2, 
pp. 1-4, 2007. 
[101] H. Sedef, M. Sagbas and C. Acar, "Current controllable fully-
integrated inductor simulator using CCCIIs", Int.J. Electronics, 
Vol.95, No. 5, pp.425-429, 2008. 
[102] S. Soclof, "Design and application of analog integrated circuits", 
Englewood Cliffs, N. J: Prentice-Hall Inc., chap.9, pp .443-460, 1991. 
[103] A. A. Khan, M. A. Al- Turaigi and M. Abou El-Ela, "Operational 
floating current conveyor: Characteristics, modeling and applications". 
Proceedings on Advanced Technologies in Instrumentation and 
Measurement, 1994 IEEE, pp.788-791, 1994. 
241 
[104] S. Celma and P. A. Martinez, "Transformation of sinusoidal oscillator 
using universal active elements", lEE Proceedings circuits and systems 
Pt.G, Vol.142, No.6, pp.353-356, 1995. 
[105] M.Neag, L. Festila and A.Fazakas, "A current mode versatile analog 
building block". International Semiconductor ConferenceVoU, 
pp.151-154 1996. 
[106] Y. H. Ghallab, M. Abou El-Ela and M. Elsaid, "A novel universal 
voltage mode filter with three inputs and single output using only 
operational floating current conveyor", Proceedings of International 
conference on Microelectronics, IMC 2000, pp.95-98,2000. 
[107] Y. H. Ghallab, W. Badawy, K. V. I. S. Kaler, M. Abou El-Ela and M. 
Elsaid, "A new second-order active universal filter with single input 
and three outputs using operational floating current conveyor". The 
14^ International Conference on Microelectronics", pp. 42-45, 2002. 
[108] Y. H. Ghallab, and W. Badawy, "A novel pH sensor current mode read 
out circuit using operational floating current conveyor". International 
Conference on MEMO, NENO and smart systems, ICMENS 
proceedings 2004, pp. 262- 265, 2004. 
[109] Y. H. Ghallab, and W. Badawy, "A new differential pH sensor current 
mode read out circuit using two operational floating current 
conveyor", IEEE International Conference on Biomedical Circuits and 
systems, pp. 13-16, 2004. 
[110] Y. H. Ghallab, W. Badawy, K. V. I. S. Kaler and B. J. Maundy, "A 
novel current mode instrumentation amplifier based on operational 
floating current conveyor", IEEE Transactions on instrumentation and 
measurements Vol.54, No.5, pp. 1941-1949, 2005. 
242 
[Il l] Y. H. Ghallab, and W. Badawy, "A new topology for a current mode 
Wheatstone bridge", IEEE Transactions on circuits and syst. II, Vol. 
53, No. l,pp. 18-22,2006. 
[112] U. C. Sarker, S. K. Sanyal, and R. Nandi, "A high quality dual input 
differentiator", IEEE, Trans., Vol.39, pp. 726-729, 1990. 
[113] M. A. Al-Alaoui, "A novel differential differentiate", IEEE Trans., 
Vol. 40, pp. 826-830, 1991. 
[114] J. Y. Lee and H. W. Tsao, "True RC integrators based on current 
conveyors with tunable time constants using active control and 
modified loop technique", IEEE Transactions on Instrumentation and 
Measurement, Vol. 41, No.5, pp.709-714, 1992. 
[115] S. I. Liu, and Y. S. Hwang, "Dual input differentiators and integrators 
with tunable time constants using current conveyors", IEEE Trans. On 
Instr, and Meast., Vol. 43, No. 4, pp. 650-654, 1994. 
[116] J. L. Lee and S. I. Liu., "Dual input RC integrator and differentiator 
with tunable time constants using current feedback amplifiers", 
Electronic Letters, Vol. 35, No. 22, pp. 1910-1911, 1999. 
[117] P. Venkateswaran, R. K. Nagaria, S. K. Sanyal and R. Nandi, " Dual 
input single-tunable integrators and differentiators using current 
feedback amplifier", Int. Jr. Electronics, Vol. 90, No. 2, pp. 109-115, 
2003. 
[118] S. Minaei, "Dual-input current mode integrator and differentiator using 
single DVCC and grounded passive elements", IEEE MELECON 
2004, pp. 123-126, 2004. 
243 
[119] Y.Sun., "OTA-C filter design using inductor substitution and Bruton 
transformation methods", Electronic letters, Vol.34, pp.2082-2083, 
1998. 
[120] M.T. Abuelma' Atti, S.A. Tassaduq, "Electronically tunable 
capacitance multiplier and frequency dependent negative resistance 
simulator using the current controlled current conveyor", 
Microelectronics Journal, Vol.30, pp.869-873, 1999. 
[121] W.S.Chung, H.J.Kim and K.M.Cho, "Current controllable FDNRs 
using linear transcapacitance amplifier", Int.J.Electronics, Vol.91, 
No.7 pp.421-430, 2004. 
[122] P.E. Allen, B.J. Blalock and G.A. Rincon "Low voltage analog circuits 
using standard CMOS technology". Proceedings of the international 
symposium on Low power design, pp.209-214, 1995. 
[123] S. Yan, and E. Sanchez-Sinencio, "Low voltage analog circuit design 
techniques: a tutorial", lEICE Trams, Analog Integrated Circuits and 
Systems, Vol. EOO-A No. 2, pp. 1-17, 2000. 
[124] S.S. Rajput, and S.S. Jamuar, "A current mirror for low voltage, high 
performance analog Circuits", Analog Integrated Circuits and Signal 
Processing, Vol.36, pp 221-233, 2003. 
[125] H. Barthelemy, G. Ferri, and N. Guerrini, "A 1.5V CCII-based tunable 
oscillator for portable industrial applications", ISIE 2002, Proceedings 
of the 2002 IEEE International Symposium on Industrial Electronics, 
Vol.4, pp. 1341-1345, 2002. 
[126] S.S. Rajput, and S.S. Jamuar, "Low voltage Analog Circuit Design 
Techniques", IEEE Circuits and Systems Magazine, Vol. 2, No.l, pp. 
24-42, 2002. 
244 
[127] H.F. Hamed, A.A.M. Khalaf, " 1 V supply second generation current 
conveyor in standard CMOS technology for low voltage low power 
analog circuits applications",EEE International Midwest Symposium 
on Circuit and Systems, MWSCAS-03, Vol. 1, pp. 257 - 260, 2003. 
[128] S.A. Mahmoud, "Low voltage high current gain CMOS digitally 
controlled fully differential CCII [variable gain amplifier application 
example]", IEEE International Symposium on Circuit and Systems, 
ISCAS 2005, Vol. 2, pp. 1000 - 1003, 2005. 
[129] S. J. G Gift, "The application of all pass filter in the design of 
multiphase sinusoidal systems". Microelectronics Journal, Vol. 31, pp. 
9-13, 2000. 
[130] A. Toker, S. Ozoguz, O. Cicekoglu and C. Acar, "Current mode all 
pass filters using current differencing buffered amplifier and a new 
high-Q band pass filter configuration", IEEE Transactions on circuits 
and syst. II, Vol. 47, pp. 949-954, 2000. 
[131] S. Maheshwari and LA. Khan, "Novel first order all pass sections 
using a single CCIII", Int. J. Electronics, Vol. 88, pp.773-778,2001. 
[132] S. Maheshwari and LA. Khan, "Simple first order translinear-C current 
mode all pass sections". Int. J. Electronics, Vol. 90, pp.79-85,2003. 
[133] S. Kilinc and U. Cam, "current mode all pass filter employing single 
current operational amplifier", Analog Integrated Circuits and Signal 
Processing, Vol.41, pp.47-53, 2004. 
[134] S. Minaei and M. A.Ibrahim, "General configuration for realizing 
current mode first order all pass filter using DVCC", Int. J. 
Electronics, Vol. 92, pp.347-356, 2005. 
245 
[135] J. W. Homg, C. L. Hou, C. M. Chang, W. Y. Chung, H. L. Liu, C. T. 
Lin, "High output impedance current mode first order all pass 
networks with four grounded components and two CCIIs", Int. J. 
Electronics, Vol. 93, No.9, pp.613-621,2006. 
[136] B. Metin, K. Pal and O. Cicekoglu, "All-pass filter for rich 
cascadablity options easy IC implementation and tunability". Int. J. 
Electronics, Vol. 94, No.ll, pp.1037-1045, 2007. 
[137] C. Toumazou, F. Lidjey, and D. Haigh, "Analog IC Design: The 
Current-mode Approach", lEE Press UK, 1990. 
[138] P.V. Ananda Mohan, "Current-Mode VLSI analog filters: Design and 
Applications", Springer publisher, 2003. 
[139] M. H. Rashid, "Introduction to PSpice using OrCAD for Circuits and 
Electronics", Third Edition, 2004. 
[140] S. Maheshwari, "Integrable analogue signal processing circuits using 
current conveyors", Ph.D. Thesis, Deptt. Of. Electronics Engg., A. 
M.U, Aligarh, India, 2004. 
246 
APPENDIX 
Table 1: MOSFET Dimensions of the CCII and OFC 
MOSFET 
Ml, M2 
M3, M9 
M4, Me, M7 
Ms 
Mg, Mio 
W(/ /m) 
25 
66 
4 
12 
45 
L(/ /m) 
0.5 
1 
0.5 
0.5 
1 
Table 2: Parameters of the CMOS Transistors 
Model parameters from MOSIS 0.5 /i m. 
NMOS 
LEVEL=3 PHI=0.905 TOX=1.0E-08 
+XJ=0.15U TPG=1 VTO=0.62 DELTA=0.42 LD=0.04U KP=lE-4 
+UO=460.5 THETA=0.129RSH=2.73 GAMMA=0.69 
+NSUB=1.71E+17NFS=1.2E+11 VMAX=1.3E+5 ETA=0.00 
+KAPPA-0.1 CGDO=1.38E-10 CGSO=1.38E-10 
+CGBO-3.45E-10 CJ=76.4E-5 MJ=0.357 CJSW-5.68E-10 
+MJSW=0.302 PB=0.761 
PMOS 
LEVEL=3 PHI=0.905 TOX=1.0E-08 
+XJ=0.1U TPG=1 VTO=-0.58 DELTA-0.81 LD=0.03U KP=3.1E-5 
+UO=100 THETA=0.120 RSH=1.81 GAMMA=0.76 
+NSUB=2.08E+17NFS=0.52E+11 VMAX=113E+3 ETA-0.00 
+KAPPA=2 CGDO=1.38E-10 CGSO=1.38E-10 
+CGBO-3.45E-10 CJ-854E-5 MJ=0.429 CJSW=4.76E-10 
+MJSW=0.631 PB=0.911 
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Table 3: MOSFET Dimensions of the CCCII 
MOSFET 
. N M O S ( M i , M2,M7, Mg, 
M9, Mio, M13) 
P M O S ( M 3 , M4,M5, Me, 
Mii,Mi2) 
W ( / / m ) 
3 
3 
L( / /n i ) 
4 
2 
Table 4: Parameters of the CMOS Transistors 
Model parameters from MOSIS 0.5 // m. 
NMOS 
LEVEL=3 PHI=0.700000 TOX=9.6000E-09 XJ=0.200000U 
+TPG-1 VTO=0.6684 DELTA=1.0700E+00 LD=4.2030E-08 
KP=1.7748E-04 UO=493.4 +THETA=1.8120E-01 RSH=1.6680E+01 
GAMMA=0.5382 NSUB=1.1290E+17 NFS=7.1500E+11 
+VMAX=2.7900E+05 ETA=1.8690E-02 KAPPA=1.6100E-01 
CGDO=4.0920E-10 CGSO=4.0920E-10 
+CGBO=3.7765E-10 CJ=5.9000E-04 MJ=0.76700 CJSW=2.0000E-11 
MJSW=0.71000 PB=0.990000 
PMOS 
LEVEL=3 PHI=0.700000 TOX=9.6000E-09 XJ-0.200000U 
+TPG=-1 VTO=-0.9352 DELTA=1.2380E-02 LD=5.2440E-08 
KP=4.4927E-05 UO-124.9 +THETA=5.7490E-02 RSH=1.1660E+00 
GAMMA=0.4551 NSUB=8.0710E+16 NFS=5.9080E+11 
+VMAX-2.2960E+05 ETA=2.1930E-02 KAPPA=9.3660E-K)0 
CGDO=2.1260E-10 CGSO=2.1260E-10 
+CGBO=3.6890E-10 CJ-9.3400E-04 MJ=0.48300 CJSW=2.5100E-10 
MJSW-0.21200 PB=0.930000 
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